44 Pages • 22,431 Words • PDF • 1.2 MB
Uploaded at 2021-09-24 12:18
This document was submitted by our user and they confirm that they have the consent to share it. Assuming that you are writer or own the copyright of this document, report to us by using this DMCA report button.
5
4
3
2
Project Code: 91.4F701.001 Project Name: Shiba PCB Number: 05234
Shiba Block Diagram(FF+) NPT Processor Rev. F S1 package
D
SYSTEM DC/DC MAX8734A INPUTS
DDRII 667
DDRII 667 Channel A
AMD CPU
1
OUTPUTS
Slot 0 DCBATOUT
DDRII 667
DDRII 667 Channel B
Slot 1
MAX8743
HyperTransport 16X16 6.4GB/S
INPUTS
OUTPUTS
DCBATOUT LVDS Dual Channel
UP to 1920 X 120015
SVIDEO/COMP
nVIDIA
CRT/TV
C51M
PCIE x 1
TVOUT
RGB CRT
PCI-E X 1
CRT 14
PCIE x 1/ USB2.0
9,10,11,12,13
MAX8725
EXPRESSCARD
INPUTS
29 C
1D2V_CORE_S0
MAXIM CHARGER
12
PCI-E X 1
1D2V_HT_S0
14
MUX
HyperTransport+ UMA
Mini Card 802.11a/b/g27
D
5V_S5
SYSTEM DC/DC
7,8 3,4,5,6
LCD
3D3V_S5
OUTPUTS C
HyperTransport 4X4 1.6GB/S
DCBATOUT
Power Switch
BT+ 18V 3.0A 5V 100mA
RICOH R553829
RJ45 CONN
10/100/1000 PHY MARVELL 88E1116 28,29
29
1394 Conn
RICOH R5C832
26
B
MAC
CPU DC/DC MAX8760
nVIDIA
INPUTS
MCP51 PCI
1* 1394 5 in 1 card reader
5 in 1 Card reader 26
RGMII
PCI
Bluetooth 32
ACPI 2.0 USB 2.0
25,26
8xUSB 2.0
AMOM MODEM CX20548
RJ11 CONN
USB x 2 USB x 1
PATA
DCBATOUT
HD AUDIO
ODD HDD 24
LINE OUT/SPDIF
L1:SIGNAL 1
SATA
HD AUDIO CODEC CX20549-12Z
LPC Bus
LPC I/F
B
PCB LAYER
ATA 133 SATA
LINE OUT
1.35V 35A
24
24
HD AUDIO
OUTPUTS VCC_CORE_S0
L2:GND
17,18,19,20,21,22
L3:SIGNAL 2
33
L4:SIGNAL 3
MIC IN
L5:VCC
INTERNAL MIC ARRAY
X Bus
KBC
L6:SIGNAL 4
ENE KB3910SF A
30
OP AMP ANPEC APA2031
34
A
34
Wistron Corporation
2CH SPEAKER
Capacitive Button 32
Comsumer IR
Touch Pad
33
32
Int. KB 32
Thermal & Fan G792 23
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
FlashRom 8Mb (1MB)
Title 31
Block Diagram(FF+)
DOCKING
Size A3 16
Document Number
Date: Friday, November 11, 2005 5
4
3
2
Rev
SHIBA
SA Sheet 1
1
of
44
5
4
3
2
1
Shiba Block Diagram(DF) DDRII 667 Channel A
AMD CPU
D
NPT Processor Rev. F S1 package
SYSTEM DC/DC MAX8734A INPUTS
DDRII 667
OUTPUTS
Slot 0 DCBATOUT
DDRII 667 Channel B
DDRII 667
Slot 1
MAX8743
HyperTransport 16X16 6.4GB/S
INPUTS
OUTPUTS
DCBATOUT LVDS Dual Channel
UP to 1920 X 120016
C
nVIDIA C51M
SVIDEO/COMP CRT/TV
TVOUT
PCIE x 1
MUX RGB CRT
PCI-E X 1
CRT
10,11,12,13,14
1D2V_CORE_S0
MAXIM CHARGER 15
PCI-E X 1
1D2V_HT_S0
15
HyperTransport+ UMA
Mini Card 802.11a/b/g31
5V_S5
SYSTEM DC/DC
8,9 4,5,6,7
LCD
D
3D3V_S5
PCIE x 1/ USB2.0
MAX8725
EXPRESSCARD
HyperTransport 8X8 2.4GB/S
INPUTS
DCBATOUT
Power Switch
C
OUTPUTS BT+ 18V 3.0A 5V 100mA
RICOH R5538
RJ45 CONN
10/100 PHY MARVELL 88E3016
1394 Conn
RICOH R5C832 1* 1394 5 in 1 card reader
5 in 1 Card reader
B
RGMII
CPU DC/DC MAX8760
nVIDIA
INPUTS
MCP51M PCI
PCI
Bluetooth
HD AUDIO
HD AUDIO
USB 2.0
USB x 2 USB x 1
PATA
ODD
LPC I/F
1.35V 35A
B PCB LAYER
HDD L1:SIGNAL 1
SATA
HD AUDIO CODEC CX20548-12Z
LINE OUT/SPDIF
DCBATOUT
ATA 133 SATA
LINE OUT
OUTPUTS VCC_CORE_S0
ACPI 2.0
8xUSB 2.0
AMOM MODEM CX20548
RJ11 CONN
MAC
LPC Bus
L2:GND
18,19,20,21,22,23
L3:SIGNAL 2 L4:SIGNAL 3
MIC IN
L5:VCC
INTERNAL MIC ARRAY
X Bus
KBC
L6:SIGNAL 4
ENE KB3910SF OP AMP ANPEC APA2031
A
A
Wistron Corporation
2CH SPEAKER
Capacitive Button
Comsumer IR
Touch Pad
Int. KB
Thermal & Fan G792
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
FlashRom 8Mb (1MB)
Title
Block Diagram(FF+)
DOCKING
Size A3 17 Date:
5
4
3
2
Document Number
Rev
SHIBA Monday, October 31, 2005
SA Sheet
1
2
of
44
5
4
3
2
1
D
D
CPU1A
1D2V_HT_S0
R469 51R2J-2-GP
1 1
NB0HTTCLKOUT1 NB0HTTCLKOUTJ1 NB0HTTCLKOUT0 NB0HTTCLKOUTJ0
2 2
51R2J-2-GP R468 9 NB0CADOUT[15..0] 9 NB0CADOUTJ[15..0]
C
9 9 9 9
9 NB0HTTCTLOUT 9 NB0HTTCTLOUTJ
NB0HTTCLKOUT1J5 NB0HTTCLKOUTJ1 K5 NB0HTTCLKOUT0J3 NB0HTTCLKOUTJ0 J2 CPUHTTCTLIN1 P3 CPUHTTCTLINJ1P4 NB0HTTCTLOUT N1 NB0HTTCTLOUTJP1 NB0CADOUT15 N5 NB0CADOUTJ15 P5 NB0CADOUT14 M3 NB0CADOUTJ14M4 NB0CADOUT13 L5 NB0CADOUTJ13M5 NB0CADOUT12 K3 NB0CADOUTJ12 K4 NB0CADOUT11 H3 NB0CADOUTJ11 H4 NB0CADOUT10 G5 NB0CADOUTJ10 H5 NB0CADOUT9 F3 NB0CADOUTJ9 F4 NB0CADOUT8 E5 NB0CADOUTJ8 F5 NB0CADOUT7 NB0CADOUTJ7 NB0CADOUT6 NB0CADOUTJ6 NB0CADOUT5 NB0CADOUTJ5 NB0CADOUT4 NB0CADOUTJ4 NB0CADOUT3 NB0CADOUTJ3 NB0CADOUT2 NB0CADOUTJ2 NB0CADOUT1 NB0CADOUTJ1 NB0CADOUT0 NB0CADOUTJ0
B
N3 N2 L1 M1 L3 L2 J1 K1 G1 H1 G3 G2 E1 F1 E3 E2
L0_CLKIN_H1 L0_CLKIN_L1 L0_CLKIN_H0 L0_CLKIN_L0
L0_CLKOUT_H1 L0_CLKOUT_L1 L0_CLKOUT_H0 L0_CLKOUT_L0
L0_CTLIN_H1 L0_CTLIN_L1 L0_CTLIN_H0 L0_CTLIN_L0
L0_CTLOUT_H1 L0_CTLOUT_L1 L0_CTLOUT_H0 L0_CTLOUT_L0
L0_CADIN_H15 L0_CADIN_L15 L0_CADIN_H14 L0_CADIN_L14 L0_CADIN_H13 L0_CADIN_L13 L0_CADIN_H12 L0_CADIN_L12 L0_CADIN_H11 L0_CADIN_L11 L0_CADIN_H10 L0_CADIN_L10 L0_CADIN_H9 L0_CADIN_L9 L0_CADIN_H8 L0_CADIN_L8
L0_CADOUT_H15 L0_CADOUT_L15 L0_CADOUT_H14 L0_CADOUT_L14 L0_CADOUT_H13 L0_CADOUT_L13 L0_CADOUT_H12 L0_CADOUT_L12 L0_CADOUT_H11 L0_CADOUT_L11 L0_CADOUT_H10 L0_CADOUT_L10 L0_CADOUT_H9 L0_CADOUT_L9 L0_CADOUT_H8 L0_CADOUT_L8
HYPERTRANSPORT
L0_CADIN_H7 L0_CADIN_L7 L0_CADIN_H6 L0_CADIN_L6 L0_CADIN_H5 L0_CADIN_L5 L0_CADIN_H4 L0_CADIN_L4 L0_CADIN_H3 L0_CADIN_L3 L0_CADIN_H2 L0_CADIN_L2 L0_CADIN_H1 L0_CADIN_L1 L0_CADIN_H0 L0_CADIN_L0
L0_CADOUT_H7 L0_CADOUT_L7 L0_CADOUT_H6 L0_CADOUT_L6 L0_CADOUT_H5 L0_CADOUT_L5 L0_CADOUT_H4 L0_CADOUT_L4 L0_CADOUT_H3 L0_CADOUT_L3 L0_CADOUT_H2 L0_CADOUT_L2 L0_CADOUT_H1 L0_CADOUT_L1 L0_CADOUT_H0 L0_CADOUT_L0
CPUHTTCLKOUT1 Y4 CPUHTTCLKOUTJ1 Y3 CPUHTTCLKOUT0 Y1 WCPUHTTCLKOUTJ0 1
CPUHTTCLKOUT1 9 CPUHTTCLKOUTJ1 9 CPUHTTCLKOUT0 9 CPUHTTCLKOUTJ0 9
T5 R5 CPUHTTCTLOUT0 R2 CPUHTTCTLOUTJ0 R3
CPUHTTCTLOUT0 9 CPUHTTCTLOUTJ0 9
CPUCADOUT15 T4 CPUCADOUTJ15 T3 CPUCADOUT14 V5 CPUCADOUTJ14 U5 CPUCADOUT13 V4 CPUCADOUTJ13 V3 CPUCADOUT12 Y5 WCPUCADOUTJ12 5 CPUCADOUT11 AB5 CPUCADOUTJ11 AA5 CPUCADOUT10 AB4 CPUCADOUTJ10 AB3 CPUCADOUT9 AD5 CPUCADOUTJ9 AC5 CPUCADOUT8 AD4 CPUCADOUTJ8 AD3
C
CPUCADOUT[15..0] 9 CPUCADOUTJ[15..0] 9
CPUCADOUT7 T1 CPUCADOUTJ7 R1 CPUCADOUT6 U2 CPUCADOUTJ6 U3 CPUCADOUT5 V1 CPUCADOUTJ5 U1 WCPUCADOUT4 2 WCPUCADOUTJ4 3 CPUCADOUT3 AA2 CPUCADOUTJ3 AA3 CPUCADOUT2 AB1 CPUCADOUTJ2 AA1 CPUCADOUT1 AC2 CPUCADOUTJ1 AC3 CPUCADOUT0 AD1 CPUCADOUTJ0 AC1
B
A
A
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
CPU(1/4) HT Size A3 Date:
5
4
3
2
Document Number
Rev
SHIBA Friday, February 24, 2006
SC Sheet
1
3
of
44
5
4
3
2
D
1
D
CPU1C
7 M_B_DQ[63..0]
CPU1B
7 M_A_DQ[63..0]
M_A_DQ63 AA12 M_A_DQ62 AB12 M_A_DQ61 AA14 M_A_DQ60 AB14 M_A_DQ59W 11 M_A_DQ58Y12 M_A_DQ57 AD13 M_A_DQ56 AB13 M_A_DQ55 AD15 M_A_DQ54 AB15 M_A_DQ53 AB17 M_A_DQ52Y17 M_A_DQ51Y14 M_A_DQ50W 14 M_A_DQ49W 16 M_A_DQ48 AD17 M_A_DQ47Y18 M_A_DQ46 AD19 M_A_DQ45 AD21 M_A_DQ44 AB21 M_A_DQ43 AB18 M_A_DQ42 AA18 M_A_DQ41 AA20 M_A_DQ40Y20 M_A_DQ39 AA22 M_A_DQ38Y22 M_A_DQ37W 21 M_A_DQ36W 22 M_A_DQ35 AA21 M_A_DQ34 AB22 M_A_DQ33 AB24 M_A_DQ32Y24 M_A_DQ31H22 M_A_DQ30H20 M_A_DQ29E22 M_A_DQ28E21 M_A_DQ27 J19 M_A_DQ26H24 M_A_DQ25F22 M_A_DQ24F20 M_A_DQ23C23 M_A_DQ22B22 M_A_DQ21F18 M_A_DQ20E18 M_A_DQ19E20 M_A_DQ18D22 M_A_DQ17C19 M_A_DQ16G18 M_A_DQ15G17 M_A_DQ14C17 M_A_DQ13F14 M_A_DQ12E14 M_A_DQ11H17 M_A_DQ10E17 M_A_DQ9 E15 M_A_DQ8 H15 M_A_DQ7 E13 M_A_DQ6 C13 M_A_DQ5 H12 M_A_DQ4 H11 M_A_DQ3 G14 M_A_DQ2 H14 M_A_DQ1 F12 M_A_DQ0 G12
C
B
MA_DATA63 MA_DATA62 MA_DATA61 MA_DATA60 MA_DATA59 MA_DATA58 MA_DATA57 MA_DATA56 MA_DATA55 MA_DATA54 MA_DATA53 MA_DATA52 MA_DATA51 MA_DATA50 MA_DATA49 MA_DATA48 MA_DATA47 MA_DATA46 MA_DATA45 MA_DATA44 MA_DATA43 MA_DATA42 MA_DATA41 MA_DATA40 MA_DATA39 MA_DATA38 MA_DATA37 MA_DATA36 MA_DATA35 MA_DATA34 MA_DATA33 MA_DATA32 MA_DATA31 MA_DATA30 MA_DATA29 MA_DATA28 MA_DATA27 MA_DATA26 MA_DATA25 MA_DATA24 MA_DATA23 MA_DATA22 MA_DATA21 MA_DATA20 MA_DATA19 MA_DATA18 MA_DATA17 MA_DATA16 MA_DATA15 MA_DATA14 MA_DATA13 MA_DATA12 MA_DATA11 MA_DATA10 MA_DATA9 MA_DATA8 MA_DATA7 MA_DATA6 MA_DATA5 MA_DATA4 MA_DATA3 MA_DATA2 MA_DATA1 MA_DATA0
Y16 AA16 E16 F16
M_A_CLK_DDR2 7 M_A_CLK_DDR2# 7 M_A_CLK_DDR1 7 M_A_CLK_DDR1# 7
MA0_CS_L3 MA0_CS_L2 MA0_CS_L1 MA0_CS_L0
V19 J22 V22 T19
M_A_CS3# M_A_CS2# M_A_CS1# M_A_CS0#
MA0_ODT1 MA0_ODT0
V20 U19
M_A_ODT1 7,8 M_A_ODT0 7,8
MA_CAS_L MA_W E_L MA_RAS_L
U20 U21 T20
M_A_CAS# 7,8 M_A_WE# 7,8 M_A_RAS# 7,8
MA_BANK2 MA_BANK1 MA_BANK0
K22 R20 T22
M_A_BS#2 7,8 M_A_BS#1 7,8 M_A_BS#0 7,8
MA_CKE1 MA_CKE0
J20 J21
M_A_CKE1 7,8 M_A_CKE0 7,8
MA0_CLK_H2 MA0_CLK_L2 MA0_CLK_H1 MA0_CLK_L1
K19 K20 V24 K24 L20 R19 L19 L22 L21 M19 M20 M24 M22 N22 N21 R21
M_A_A15 M_A_A14 M_A_A13 M_A_A12 M_A_A11 M_A_A10 M_A_A9 M_A_A8 M_A_A7 M_A_A6 M_A_A5 M_A_A4 M_A_A3 M_A_A2 M_A_A1 M_A_A0
MA_DQS_H7 MA_DQS_L7 MA_DQS_H6 MA_DQS_L6 MA_DQS_H5 MA_DQS_L5 MA_DQS_H4 MA_DQS_L4 MA_DQS_H3 MA_DQS_L3 MA_DQS_H2 MA_DQS_L2 MA_DQS_H1 MA_DQS_L1 MA_DQS_H0 MA_DQS_L0
W 12 W 13 Y15 W 15 AB19 AB20 AD23 AC23 G22 G21 C22 C21 G16 G15 G13 H13
M_A_DQS7 M_A_DQS#7 M_A_DQS6 M_A_DQS#6 M_A_DQS5 M_A_DQS#5 M_A_DQS4 M_A_DQS#4 M_A_DQS3 M_A_DQS#3 M_A_DQS2 M_A_DQS#2 M_A_DQS1 M_A_DQS#1 M_A_DQS0 M_A_DQS#0
MA_DM7 MA_DM6 MA_DM5 MA_DM4 MA_DM3 MA_DM2 MA_DM1 MA_DM0
Y13 AB16 Y19 AC24 F24 E19 C15 E12
M_A_DM7 M_A_DM6 M_A_DM5 M_A_DM4 M_A_DM3 M_A_DM2 M_A_DM1 M_A_DM0
MEMORY INTERFACE
MA_ADD15 MA_ADD14 MA_ADD13 MA_ADD12 MA_ADD11 MA_ADD10 MA_ADD9 MA_ADD8 MA_ADD7 MA_ADD6 MA_ADD5 MA_ADD4 MA_ADD3 MA_ADD2 MA_ADD1 MA_ADD0
7,8 7,8 7,8 7,8
M_A_A[15..0]
7,8
M_A_DQS[7..0]
7
M_A_DQS#[7..0]
M_A_DM[7..0]
7
M_B_DQ63 AD11 M_B_DQ62 AF11 M_B_DQ61 AF14 M_B_DQ60 AE14 M_B_DQ59 Y11 M_B_DQ58 AB11 M_B_DQ57 AC12 M_B_DQ56 AF13 M_B_DQ55 AF15 M_B_DQ54 AF16 M_B_DQ53 AC18 M_B_DQ52 AF19 M_B_DQ51 AD14 M_B_DQ50 AC14 M_B_DQ49 AE18 M_B_DQ48 AD18 M_B_DQ47 AD20 M_B_DQ46 AC20 M_B_DQ45 AF23 M_B_DQ44 AF24 M_B_DQ43 AF20 M_B_DQ42 AE20 M_B_DQ41 AD22 M_B_DQ40 AC22 M_B_DQ39 AE25 M_B_DQ38 AD26 M_B_DQ37 AA25 M_B_DQ36 AA26 M_B_DQ35 AE24 M_B_DQ34 AD24 M_B_DQ33 AA23 M_B_DQ32 AA24 M_B_DQ31 G24 M_B_DQ30 G23 M_B_DQ29 D26 M_B_DQ28 C26 M_B_DQ27 G26 M_B_DQ26 G25 M_B_DQ25 E24 M_B_DQ24 E23 M_B_DQ23 C24 M_B_DQ22 B24 M_B_DQ21 C20 M_B_DQ20 B20 M_B_DQ19 C25 M_B_DQ18 D24 M_B_DQ17 A21 M_B_DQ16 D20 M_B_DQ15 D18 M_B_DQ14 C18 M_B_DQ13 D14 M_B_DQ12 C14 M_B_DQ11 A20 M_B_DQ10 A19 M_B_DQ9 A16 M_B_DQ8 A15 M_B_DQ7 A13 M_B_DQ6 D12 M_B_DQ5 E11 M_B_DQ4 G11 M_B_DQ3 B14 M_B_DQ2 A14 M_B_DQ1 A11 M_B_DQ0 C11
MB_DATA63 MB_DATA62 MB_DATA61 MB_DATA60 MB_DATA59 MB_DATA58 MB_DATA57 MB_DATA56 MB_DATA55 MB_DATA54 MB_DATA53 MB_DATA52 MB_DATA51 MB_DATA50 MB_DATA49 MB_DATA48 MB_DATA47 MB_DATA46 MB_DATA45 MB_DATA44 MB_DATA43 MB_DATA42 MB_DATA41 MB_DATA40 MB_DATA39 MB_DATA38 MB_DATA37 MB_DATA36 MB_DATA35 MB_DATA34 MB_DATA33 MB_DATA32 MB_DATA31 MB_DATA30 MB_DATA29 MB_DATA28 MB_DATA27 MB_DATA26 MB_DATA25 MB_DATA24 MB_DATA23 MB_DATA22 MB_DATA21 MB_DATA20 MB_DATA19 MB_DATA18 MB_DATA17 MB_DATA16 MB_DATA15 MB_DATA14 MB_DATA13 MB_DATA12 MB_DATA11 MB_DATA10 MB_DATA9 MB_DATA8 MB_DATA7 MB_DATA6 MB_DATA5 MB_DATA4 MB_DATA3 MB_DATA2 MB_DATA1 MB_DATA0
MEMORY
MB0_CLK_H2 MB0_CLK_L2 MB0_CLK_H1 MB0_CLK_L1
AF18 AF17 A17 A18
M_B_CLK_DDR2 7 M_B_CLK_DDR2# 7 M_B_CLK_DDR1 7 M_B_CLK_DDR1# 7
MB0_CS_L3 MB0_CS_L2 MB0_CS_L1 MB0_CS_L0
Y26 J24 W 24 U23
M_B_CS3# M_B_CS2# M_B_CS1# M_B_CS0#
MB0_ODT1 MB0_ODT0
W 23 W 26
M_B_ODT1 7,8 M_B_ODT0 7,8
MB_CAS_L MB_W E_L MB_RAS_L
V26 U22 U24
M_B_CAS# 7,8 M_B_WE# 7,8 M_B_RAS# 7,8
MB_BANK2 MB_BANK1 MB_BANK0
K26 T26 U26
M_B_BS#2 7,8 M_B_BS#1 7,8 M_B_BS#0 7,8
MB_CKE1 MB_CKE0
H26 J23
MB_ADD15 MB_ADD14
J25 J26 W 25 L23 L25 U25 L24 M26 L26 N23 N24 N25 N26 P24 P26 T24
M_B_A15 M_B_A14 M_B_A13 M_B_A12 M_B_A11 M_B_A10 M_B_A9 M_B_A8 M_B_A7 M_B_A6 M_B_A5 M_B_A4 M_B_A3 M_B_A2 M_B_A1 M_B_A0
MB_DQS_H7 MB_DQS_L7 MB_DQS_H6 MB_DQS_L6 MB_DQS_H5 MB_DQS_L5 MB_DQS_H4 MB_DQS_L4 MB_DQS_H3 MB_DQS_L3 MB_DQS_H2 MB_DQS_L2 MB_DQS_H1 MB_DQS_L1 MB_DQS_H0 MB_DQS_L0
AF12 AE12 AE16 AD16 AF21 AF22 AC25 AC26 F26 E26 A24 A23 D16 C16 C12 B12
M_B_DQS7 M_B_DQS#7 M_B_DQS6 M_B_DQS#6 M_B_DQS5 M_B_DQS#5 M_B_DQS4 M_B_DQS#4 M_B_DQS3 M_B_DQS#3 M_B_DQS2 M_B_DQS#2 M_B_DQS1 M_B_DQS#1 M_B_DQS0 M_B_DQS#0
MB_DM7 MB_DM6 MB_DM5 MB_DM4 MB_DM3 MB_DM2 MB_DM1 MB_DM0
AD12 AC16 AE22 AB26 E25 A22 B16 A12
M_B_DM7 M_B_DM6 M_B_DM5 M_B_DM4 M_B_DM3 M_B_DM2 M_B_DM1 M_B_DM0
INTERFACE MB_ADD13
MB_ADD12 MB_ADD11 MB_ADD10 MB_ADD9 MB_ADD8 MB_ADD7 MB_ADD6 MB_ADD5 MB_ADD4 MB_ADD3 MB_ADD2 MB_ADD1 MB_ADD0
7,8 7,8 7,8 7,8
M_B_CKE1 7,8 M_B_CKE0 7,8 M_B_A[15..0]
7,8
C
M_B_DQS[7..0]
7
M_B_DQS#[7..0]
7
B M_B_DM[7..0]
7
7
A
A
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
CPU(2/4) DDR II Size A3 Date:
5
4
3
2
Document Number
Rev
SHIBA Friday, February 24, 2006
SC Sheet
1
4
of
44
3CPU1E
1
PW ROK LDTSTOP_L RESET_L
LDT_PWROK
1 R326 300R2J-4-GP
2
AF4 AF5
SIC SID
TDI TRST_L TCK TMS
AF9 AD9 AC9 AA9
TDI TRST_L TCK TMS
DBREQJ LDT_STP#
1 R321 300R2J-4-GP
2
LDT_RST#
1 R329 300R2J-4-GP
2
TP2 TPAD28
1D8V_S3 CPU_PRESENT#
2 R278 1KR2J-1-GP
1
CPU_TEST25_H R327 CPU_SIC CPU_SID
1 RN40 1 2 3 4
DY
PROTO 1 R274
CPU_TEST26
2
PROTO 1 R328
CPU_TEST18
B
300R2J-4-GP
2
300R2J-4-GP
CPU_TEST17
1
CPU_TEST19
2
CPU_TEST21 CPU_TEST25_L
PROTO PROTO 1 1 R332
2R331 300R2J-4-GP 1R330 300R2J-4-GP
VREF_DDR_CLAW 2 2 39D2R2F-L-GP 39D2R2F-L-GP
1 R63 1 R64
2 510R2F-L-GP 8 7 6 5
SRN300J-1-GP
COREFB COREFB#
36 COREFB 36 COREFB#
1
VTT_SENSE MEMZN MEMZP
DBREQ_L VDD_FB_H VDD_FB_L
DY
23 CPU_THERMDC 23 CPU_THERMDA
TDO
AE9
TDO
DBRDY VDDIO_FB_H VDDIO_FB_L
VTT_SENSE
W 17 AE10 AF10
CPU_TEST17
THERMTRIP# PROCHOT#
1 R271 300R2J-4-GP
PSI_L
M_VREF M_ZN M_ZP
HTREF1 HTREF0
TEST25_H TEST25_L TEST19 TEST18 TEST13 TEST9
D7 E7 F7 C7 AC8
TEST17 TEST16 TEST15 TEST14 TEST12
C3 AA6 W7 W8 Y6 AB6
TEST7 TEST6 THERMDC THERMDA TEST3 TEST2
TEST29_H TEST29_L
G10 W9 Y9
VDDIO_FB 1 VDDIO_FB#1
TP1 TPAD28 TP3 TPAD28
PSI#
A3
R470 R471
2 44D2R2F-GP 2 44D2R2F-GP
1 1
VREF_DDR_CLAW
CPU_TEST29H CPU_TEST29L
1 R98
TEST24 TEST23 TEST22 TEST21 TEST20
AE7 AD7 AE8 CPU_TEST21 AB8 AF7
TEST28_H TEST28_L TEST27 TEST26 TEST10 TEST8
J7 H8 AF8 CPU_TEST26 AE6 K8 C4
2 80D6R2F-L-GP 1D8V_S3
C94 SCD1U16V2ZY-2GP
1
14
C19 SCD1U16V2ZY-2GP20,23 SYS_PWRGD CN1
2
SYS_PWRGD
4 6 8 10 12 14 16 18 20 22 24 26
LAYOUT: Locate close to CPU. Change to single resistor
LDT_STP# SYS_PWRGD
TSALVC08PWR-GP
U133B
4 6
9
HTCPU_RST#
14 SYS_PWRGD
TSALVC08PWR-GP
U133C
11
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
LDT_PWROK
12 Title
CPU(3/4) CONTROL
TSALVC08PWR-GP Size A3
DY
Date:
4
A
13
LDT_RST# 9 HTCPU_PWRGD
LDT_RST#
5 7
1D8V_S3
SMC-CONN26A-FP 20.F0357.025
5
C92
1D8V_S3
2
7
A
3 5 7 9 11 13 15 17 19 21 23
B
1 3
HTCPU_STP#
7
1
9
AMD suggest to use 74HC09, it contains open drain output U133A
VREF_DDR_CLAW
2 R497 100R2J-2-GP 2 100R2J-2-GP R498 C93
1
14
1
DY
2
HDT Connectors
Add HDT connector for AMD suggested
23,30
Change to BSS138 DY
2nd source: Fairchild 74ALVC08 73.07408.DHB
1D8V_S3
THRM#
1D2V_HT_S0
36
2R80 300R2J-4-GP 2 510R2F-L-GP
C
D
Q27 BSS138-4-GP
PSI#
CPU_HTREF1 P6 CPU_HTREF0 R6
C9 C8
S
DBRDY
1D8V_S3
DBREQJ DBRDY TCK TMS TDI TRST_L TDO
R290 4K7R2J-2-GP
PROCHOT#
F6 E6
CPU_TEST25_H E9 CPU_TEST25_L E8 CPU_TEST19 G9 CPU_TEST18 H10 AA7 C2
Remove these resistor when using EVT CPU
AF6 AC7
3D3V_S0
MISC
E10
Y10
THERMTRIP_L PROCHOT_L
1D8V_S0
1
C
CPU_SIC CPU_SID
1D8V_S0
2
1D8V_S3
CPU_PRESENT_L
VID5 VID4 VID3 VID2 VID1 VID0
A5 C6 A6 A4 C5 B5
SC1KP50V2KX-1GP
CPU_PRESENT# AC6
VID5 VID4 VID3 VID2 VID1 VID0
36
1
A7 F10 B7
DY VID[5..0]
2
CLKIN_H CLKIN_L
SCD1U16V2ZY-2GP
LDT_PWROK LDT_STP# LDT_RST#
CLKCPU#_IN
A9 A8
17
Change to BSS138 R323 300R2J-4-GP
2
2 C473 SC3900P50V2KX-2GP
1
CLKCPU#
2
9
VDDA1 VDDA2
CPU_THERMTRIP#
Q28 BSS138-4-GP
1
2
CLKCPU_IN R322 169R2F-GP
F8 F9
D
1
1
1
2
C264 SCD22U16V3ZY-GP SC3300P50V2KX-1GP
D
S
CPU1D
C207
2
C263 SC4D7U10V5ZY-3GP
2 C474 SC3900P50V2KX-2GP
1
R291 4K7R2J-2-GP
THERMTRIP#
2
CLKCPU
2
C262 SC10U10V5ZY-1GP 9
R273 300R2J-4-GP
R24 W 18 R23 AA8 H18 H19
1D8V_S3
1 0R0603-PAD
1
2 R99
3D3V_S0
1
FREE5 FREE6 FREE4 FREE1 FREE2 FREE3
RSVD_MB0_CLK_H3 RSVD_MB0_CLK_L3 RSVD_MB0_CLK_H0 RSVD_MB0_CLK_L0
1D8V_S0
1
2D5V_VDDA_S0 IF 0 ohm IS NOT GOOD ENOUGH, TRY 68.00082.491
1
2D5V_LDO_S0
R26 R25 P22 R22
1D8V_S0
H6 G6 D5
2
D
B3 C1
2
MISC INTERNAL
1
2
RSVD_VDDNB_FB_H RSVD_VDDNB_FB_L RSVD_CORE_TYPE
2
H16 B18
G
RSVD_MA0_CLK_H3 RSVD_MA_RESET_L RSVD_MA0_CLK_L3 RSVD_MB_RESET_L RSVD_MA0_CLK_H0 RSVD_MA0_CLK_L0 RSVD_VIDSTRB1 RSVD_VIDSTRB0
G
P20 P19 N20 N19
1
4
2
5
3
2
Document Number
Rev
SHIBA Friday, February 24, 2006
SA Sheet
1
5
of
44
5
4
3
2
1
VCC_CORE_S0
CPU1F
0.22u X 6
M17 N4 N8 N10 N16 N18 P2 P7 P9 P11 P17 R8 R10 R16 R18 T7 T9 T11 T13 T15 T17 U4 U6 U8 U10 U12 U14 U16 U18 V2 V7 V9 V11 V13 V15 V17 W6 Y21 Y23 N6
VSS91 VSS92 VSS93 VSS94 VSS95 VSS96 VSS97 VSS98 VSS99 VSS100 VSS101 VSS102 VSS103 VSS104 VSS105 VSS106 VSS107 VSS108 VSS109 VSS110 VSS111 VSS112 VSS113 VSS114 VSS115 VSS116 VSS117 VSS118 VSS119 VSS120 VSS121 VSS122 VSS123 VSS124 VSS125 VSS126 VSS130 VSS131 VSS132 VSS133
D
C
2
SC4D7U10V5ZY-3GP
2
DY
4.7u x 6
0.01u X 2
1
1
1 SC4D7U10V5ZY-3GP
C150
C149 SC4D7U10V5ZY-3GP
B 0D9V_S3
10p X 2
1 2
SC1KP50V2JN-2GP
C517 SC1KP50V2JN-2GP
1 C225
2
SC1KP50V2JN-2GP
1 C429
SC1KP50V2JN-2GP
1 C107
2
C248 SC10P50V2JN-4GP
1 2
1 C147
2
2
DY
C146
SC10P50V2JN-4GP
DY
SCD01U50V2ZY-1GP
2
C213
SCD01U50V2ZY-1GP
1
SC4D7U10V5ZY-3GP
2
C106
1
1
1 C488
2
C476
SC4D7U10V5ZY-3GP
4.7u x 4
C148
SC4D7U10V5ZY-3GP 2
DY
C219
2
C217
10u x 1
SC4D7U10V5ZY-3GP
1 2
1 2
2
C88 SC4D7U10V5ZY-3GP
1
1
DY
C89 SCD22U16V3ZY-GP
0.22u X 4
2
C475 SCD22U16V3ZY-GP
1 C224
2
C487
2
C478 SC4D7U10V5ZY-3GP
SCD22U16V3ZY-GP
1
1D8V_S3
1
1 C218
2
C216
0D9V_S3
SCD22U16V3ZY-GP
2
VDD47 VDD48 VDD49 VDD50 VDD51 VDD52 VDD53 VDD54
VDD
SC4D7U10V5ZY-3GP
1
C214
2
C145
1
C215
1D8V_S3
1
0D9V_S3
CPU1G
J15 K16 L15 M16 P16 T16 U15 V16
SC4D7U10V5ZY-3GP
2
VDD
2
1
C212
SCD22U16V3ZY-GP
1
C211
0D9V_S3
AA4 AA11 AA13 AA15 AA17 AA19 AB2 AB7 AB9 AB23 AB25 AC11 AC13 AC15 AC17 AC19 AC21 AD6 AD8 AD25 AE11 AE13 AE15 AE17 AE19 AE21 AE23 B4 B6 B8 B9 B11 B13 B15 B17 B19 B21 B23 B25 D6 D8 D9 D11 D13 D15 D17
VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46
1D8V_S3
C144 SCD22U16V3ZY-GP 2
B
VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 VDD11 VDD12 VDD13 VDD14 VDD15 VDD16 VDD17 VDD18 VDD19 VDD20 VDD21 VDD22 VDD23 VDD24 VDD25 VDD26 VDD27 VDD28 VDD29 VDD30 VDD31 VDD32 VDD33 VDD34 VDD35 VDD36 VDD37 VDD38 VDD39 VDD40 VDD41 VDD42 VDD43 VDD44 VDD45 VDD46
SC10U10V5ZY-1GP
1D8V_S3
SCD22U16V3ZY-GP 2
D19 D21 D23 D25 E4 F2 F11 F13 F15 F17 F19 F21 F23 F25 H7 H9 H21 H23 J4 J6 J8 J10 J12 J14 J16 J18 K2 K7 K9 K11 K13 K15 K17 L6 L8 L10 L12 L14 L16 L18 M7 M9 M11
1
C
VDDIO23 VSS47 VDDIO1 VSS48 VDDIO2 VSS49 VDDIO3 VSS50 VDDIO4 VSS51 VDDIO5 VSS52 VDDIO6 VSS53 VDDIO7 VSS54 VDDIO8 VSS55 VDDIO9 VSS56 VDDIO10 I O VSS57 VDDIO11 POWER VSS58 VDDIO12 VSS59 VDDIO13 VSS60 VDDIO14 VSS61 VDDIO15 VSS62 VDDIO16 VSS63 VDDIO17 VSS64 VDDIO18 VSS66 VDDIO19 VSS67 VDDIO20 VSS68 VDDIO21 VSS69 VDDIO22 VSS70 VDDIO24 VSS71 VDDIO25 VSS72 VDDIO26 VSS73 VDDIO27 VSS74 VSS75 VSS76 VSS77 VSS78 VSS79 VSS80 VSS81 VSS82 VSS83 VSS84 VSS85 VSS86 VSS87 VSS88 VSS89 VSS90
SCD22U16V3ZY-GP 2
H25 J17 K18 K21 K23 K25 L17 M18 M21 M23 M25 N17 P18 P21 P23 P25 R17 T18 T21 T23 T25 U17 V18 V21 V23 V25 Y25
VTT4 VTT3 VTT2 VTT1
1
1D8V_S3
VTT8 VTT7 VTT6 VTT5 VTT9
1
D10 C10 B10 AD10 W 10
SCD22U16V3ZY-GP 2
0D9V_S3
VLDT_B4 VLDT_B3 VLDT_B2 VLDT_B1
1D2V_HT_CPU_S0 AE5 1 2 C87 SC4D7U10V5ZY-3GP AE4 AE3 AE2 0D9V_S3 AC10 AB10 AA10 A10
1
VLDT_A4 VLDT_A3 VLDT_A2 VLDT_A1
AC4 AD2 G4 H2 J9 J11 J13 K6 K10 K12 K14 L4 L7 L9 L11 L13 M2 M6 M8 M10 N7 N9 N11 P8 P10 R4 R7 R9 R11 T2 T6 T8 T10 T12 T14 U7 U9 U11 U13 V6 V8 V10 V12 V14 W4 Y2
SCD22U16V3ZY-GP 2
D4 D3 D2 D1
D
VCC_CORE_S0
CPU1H
2
1D2V_HT_S0
DY
LAYOUT: Place on backside of processor.
DY 5
DY
DY
1 2
SCD22U16V3ZY-GP
1 SCD22U16V3ZY-GP
2
C119
SC10P50V2JN-4GP
1
C127
2
C241
DY
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
CPU(4/4) POWER Size A3 Date:
4
3
2
A
C134 SC10P50V2JN-4GP
1 2
SC4D7U10V5ZY-3GP
1 C460
2
C461 SC1U10V3ZY-6GP
DY
2
2
C463 SCD1U16V2ZY-2GP
DY
1
1
1 2
C464 SCD1U16V2ZY-2GP
2
SC4D7U10V5ZY-3GP
C462 SCD1U16V2ZY-2GP
1
1 C123
2
C261
2
C243
1
1 C242
SC10P50V2JN-4GP
C137
SC10P50V2JN-4GP 2
SCD01U50V2ZY-1GP 2
100p x 1
1
1 C139
SC10P50V2JN-4GP 2
1
1 C91
SCD22U16V3ZY-GP 2
1 C206
SCD22U16V3ZY-GP 2
1
SC22U10V6ZY-2GP 2
C204 SC22U10V6ZY-2GP 2
1
0.01u x 1
C205 SC22U10V6ZY-2GP 2
1 C138
SC22U10V6ZY-2GP 2
C210
SC4D7U10V5ZY-3GP
0.22u x 2
C209 SC22U10V6ZY-2GP 2
C208
1
1
1
1
1
22u x 9
DY
C140
SC22U10V6ZY-2GP 2
2
C141
SC22U10V6ZY-2GP 2
C142
SC22U10V6ZY-2GP 2
A
1D2V_HT_S0
SC22U10V6ZY-2GP 2
1
VCC_CORE_S0
Document Number
Rev
SHIBA Friday, February 24, 2006
SC Sheet
1
6
of
44
A
B
C
D
E
DIMM2
1 2
1
1 2
2
C481 SCD1U16V2ZY-2GP
OTD0 OTD1
M_B_CS2# 4,8 M_B_CS3# 4,8
3D3V_S0
1
1 2 1KR2J-1-GP
C60
C61 SC2D2U6D3V3KX-GP
1D8V_S3
3 8 9 12 15 18 21 24 27 28 33 34 39 40 41 42 47 48 53 54 59 60 65 66 71 72 77 78 121 122 127 128 132 133 138 139 144 145 149 150 155 156 161 162 165 168 171 172 177 178 183 184 187 190 193 196
Place near CPU M_B_CLK_DDR1
C247 SC1D5P50V2CN-1GP M_B_CLK_DDR1# M_B_CLK_DDR2
C90 SC1D5P50V2CN-1GP M_B_CLK_DDR2#
4 M_A_DQS#[7..0]
4 M_A_DQS[7..0]
4,8 4,8
202 MH1
MH1
MH2
M_A_DQS#0 M_A_DQS#1 M_A_DQS#2 M_A_DQS#3 M_A_DQS#4 M_A_DQS#5 M_A_DQS#6 M_A_DQS#7
11 29 49 68 129 146 167 186
M_A_DQS0 M_A_DQS1 M_A_DQS2 M_A_DQS3 M_A_DQS4 M_A_DQS5 M_A_DQS6 M_A_DQS7
13 31 51 70 131 148 169 188 114 119
M_A_ODT0 M_A_ODT1
1 2
DDR_VREF_S3
201 C465 SC2D2U6D3V3KX-GP
MH2
High 9.2mm
C480 SCD1U16V2ZY-2GP
202
SA0 SA1 NC#50 NC#69 NC#83 NC#120 NC#163/TEST VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD
VREF VSS
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
GND
GND
/DQS0 /DQS1 /DQS2 /DQS3 /DQS4 /DQS5 /DQS6 /DQS7 DQS0 DQS1 DQS2 DQS3 DQS4 DQS5 DQS6 DQS7 ODT0 ODT1
3D3V_S0
198 200
C58 SCD1U16V2ZY-2GP
50 69 83 120 163 81 82 87 88 95 96 103 104 111 112 117 118
C59 SC2D2U6D3V3KX-GP
M_A_CS2# 4,8 M_A_CS3# 4,8
1D8V_S3
3 8 9 12 15 18 21 24 27 28 33 34 39 40 41 42 47 48 53 54 59 60 65 66 71 72 77 78 121 122 127 128 132 133 138 139 144 145 149 150 155 156 161 162 165 168 171 172 177 178 183 184 187 190 193 196
3
Place near CPU M_A_CLK_DDR1
C246 SC1D5P50V2CN-1GP M_A_CLK_DDR1# M_A_CLK_DDR2
C143 SC1D5P50V2CN-1GP M_A_CLK_DDR2#
DDR_VREF 1D8V_S3
C250 SCD1U16V2ZY-2GP
1 1
2 R499 100R2J-2-GP 2 100R2J-2-GP R500 C251
DDR_VREF_S3
1
GND
DQS0 DQS1 DQS2 DQS3 DQS4 DQS5 DQS6 DQS7
81 82 87 88 95 96 103 104 111 112 117 118
1
SMBD_MCP SMBC_MCP
199
2
GND
DQS0# DQS1# DQS2# DQS3# DQS4# DQS5# DQS6# DQS7#
R22
195 197
1
VREF VSS
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
DIMM2_SA0
50 69 83 120 163
SDA SCL VDDSPD
4
4
2
VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD
198 200
3D3V_S0
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63
M_A_CLK_DDR2 4 M_A_CLK_DDR2# 4 M_A_DM[7..0]
M_A_DM0 M_A_DM1 M_A_DM2 M_A_DM3 M_A_DM4 M_A_DM5 M_A_DM6 M_A_DM7
1
NC#50 NC#69 NC#83 NC#120 NC#163/TEST
199
BA0 BA1
10 26 52 67 130 147 170 185
2
SA0 SA1
SMBD_MCP 20 SMBC_MCP 20
2
VDDSPD
195 197
2
SDA SCL
5 7 17 19 4 6 14 16 23 25 35 37 20 22 36 38 43 45 55 57 44 46 56 58 61 63 73 75 62 64 74 76 123 125 135 137 124 126 134 136 141 143 151 153 140 142 152 154 157 159 173 175 158 160 174 176 179 181 189 191 180 182 192 194
164 166
1
4 M_A_DQ[63..0]
M_A_CLK_DDR1 4 M_A_CLK_DDR1# 4
2
M_A_DQ0 M_A_DQ1 M_A_DQ2 M_A_DQ3 M_A_DQ4 M_A_DQ5 M_A_DQ6 M_A_DQ7 M_A_DQ8 M_A_DQ9 M_A_DQ10 M_A_DQ11 M_A_DQ12 M_A_DQ13 M_A_DQ14 M_A_DQ15 M_A_DQ16 M_A_DQ17 M_A_DQ18 M_A_DQ19 M_A_DQ20 M_A_DQ21 M_A_DQ22 M_A_DQ23 M_A_DQ24 M_A_DQ25 M_A_DQ26 M_A_DQ27 M_A_DQ28 M_A_DQ29 M_A_DQ30 M_A_DQ31 M_A_DQ32 M_A_DQ33 M_A_DQ34 M_A_DQ35 M_A_DQ36 M_A_DQ37 M_A_DQ38 M_A_DQ39 M_A_DQ40 M_A_DQ41 M_A_DQ42 M_A_DQ43 M_A_DQ44 M_A_DQ45 M_A_DQ46 M_A_DQ47 M_A_DQ48 M_A_DQ49 M_A_DQ50 M_A_DQ51 M_A_DQ52 M_A_DQ53 M_A_DQ54 M_A_DQ55 M_A_DQ56 M_A_DQ57 M_A_DQ58 M_A_DQ59 M_A_DQ60 M_A_DQ61 M_A_DQ62 M_A_DQ63
DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7
M_A_CKE0 4,8 M_A_CKE1 4,8
30 32
1
107 106
4,8 M_A_BS#0 4,8 M_A_BS#1
CK1 /CK1
79 80
2
4,8 M_A_BS#2
M_A_CS0# 4,8 M_A_CS1# 4,8
1
M_B_DM0 M_B_DM1 M_B_DM2 M_B_DM3 M_B_DM4 M_B_DM5 M_B_DM6 M_B_DM7
CK0 /CK0
M_A_RAS# 4,8 M_A_WE# 4,8 M_A_CAS# 4,8
110 115
1
10 26 52 67 130 147 170 185
/CS0 /CS1 CKE0 CKE1
108 109 113
2
M_B_CLK_DDR2 4 M_B_CLK_DDR2# 4 M_B_DM[7..0] 4
/RAS /WE /CAS
2
164 166
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12 A13 A14 A15 A16/BA2
REVERSE TYPE
M_B_CLK_DDR1 4 M_B_CLK_DDR1# 4
102 101 100 99 98 97 94 92 93 91 105 90 89 116 86 84 85
SCD1U16V2ZY-2GP
114 119
M_B_ODT0 M_B_ODT1
DDR_VREF_S3 C482 SC2D2U6D3V3KX-GP
13 31 51 70 131 148 169 188
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63
M_B_CKE0 4,8 M_B_CKE1 4,8
30 32
1
M_B_DQS0 M_B_DQS1 M_B_DQS2 M_B_DQS3 M_B_DQS4 M_B_DQS5 M_B_DQS6 M_B_DQS7
4 M_B_DQS[7..0]
4,8 4,8
11 29 49 68 129 146 167 186
DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7
BA0 BA1
79 80
1
2
M_B_DQS#0 M_B_DQS#1 M_B_DQS#2 M_B_DQS#3 M_B_DQS#4 M_B_DQS#5 M_B_DQS#6 M_B_DQS#7
CK1 CK1#
M_A_A0 M_A_A1 M_A_A2 M_A_A3 M_A_A4 M_A_A5 M_A_A6 M_A_A7 M_A_A8 M_A_A9 M_A_A10 M_A_A11 M_A_A12 M_A_A13 M_A_A14 M_A_A15
2
4 M_B_DQS#[7..0]
5 7 17 19 4 6 14 16 23 25 35 37 20 22 36 38 43 45 55 57 44 46 56 58 61 63 73 75 62 64 74 76 123 125 135 137 124 126 134 136 141 143 151 153 140 142 152 154 157 159 173 175 158 160 174 176 179 181 189 191 180 182 192 194
CK0 CK0#
DIMM1
4,8 M_A_A[15..0]
M_B_CS0# 4,8 M_B_CS1# 4,8
2
3
M_B_DQ0 M_B_DQ1 M_B_DQ2 M_B_DQ3 M_B_DQ4 M_B_DQ5 M_B_DQ6 M_B_DQ7 M_B_DQ8 M_B_DQ9 M_B_DQ10 M_B_DQ11 M_B_DQ12 M_B_DQ13 M_B_DQ14 M_B_DQ15 M_B_DQ16 M_B_DQ17 M_B_DQ18 M_B_DQ19 M_B_DQ20 M_B_DQ21 M_B_DQ22 M_B_DQ23 M_B_DQ24 M_B_DQ25 M_B_DQ26 M_B_DQ27 M_B_DQ28 M_B_DQ29 M_B_DQ30 M_B_DQ31 M_B_DQ32 M_B_DQ33 M_B_DQ34 M_B_DQ35 M_B_DQ36 M_B_DQ37 M_B_DQ38 M_B_DQ39 M_B_DQ40 M_B_DQ41 M_B_DQ42 M_B_DQ43 M_B_DQ44 M_B_DQ45 M_B_DQ46 M_B_DQ47 M_B_DQ48 M_B_DQ49 M_B_DQ50 M_B_DQ51 M_B_DQ52 M_B_DQ53 M_B_DQ54 M_B_DQ55 M_B_DQ56 M_B_DQ57 M_B_DQ58 M_B_DQ59 M_B_DQ60 M_B_DQ61 M_B_DQ62 M_B_DQ63
CKE0 CKE1
M_B_RAS# 4,8 M_B_WE# 4,8 M_B_CAS# 4,8
110 115
SCD1U16V2ZY-2GP
4 M_B_DQ[63..0]
CS0# CS1#
108 109 113
1
107 106
RAS# WE# CAS#
2
4,8 M_B_BS#0 4,8 M_B_BS#1
4
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12 A13 A14 A15 A16/BA2
1
4,8 M_B_BS#2
102 101 100 99 98 97 94 92 93 91 105 90 89 116 86 84 85
2
M_B_A0 M_B_A1 M_B_A2 M_B_A3 M_B_A4 M_B_A5 M_B_A6 M_B_A7 M_B_A8 M_B_A9 M_B_A10 M_B_A11 M_B_A12 M_B_A13 M_B_A14 M_B_A15
REVERSE TYPE
4,8 M_B_A[15..0]
2
C249 SC1KP50V2KX-1GP
Change to signle R LAYOUT: Locate close to DIMM
201
SKT-SODIMM20022U1GP
DDR2-200P-23-GP-U
Low5.2 mm
Hi 9.2 mm
1
1
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
DDR2-SOCKET Size A2 Date: A
B
C
D
Document Number
Rev
SHIBA Monday, February 27, 2006 E
Sheet
SA 7
of
44
A
B
C
D
PARALLEL TERMINATION
E
Decoupling Capacitor
Put decap near power(0.9V) and pull-up resistor
Put decap near power(0.9V) and pull-up resistor
0D9V_S3 0D9V_S3
RN17
1
1
1
2
SCD1U16V2ZY-2GP
2
2
SCD1U16V2ZY-2GP
DY
C102 SCD1U16V2ZY-2GP
1 2
SCD1U16V2ZY-2GP
C221
2
SC10P50V2JN-4GP
SC10P50V2JN-4GP
DY
C516
DY
C155 SC2D2U6D3V3KX-GP
2
2
2
2
1
DY DY
C153 SC2D2U6D3V3KX-GP
C477
SC10P50V2JN-4GP
C244
1
1
1
1 C479 SC10P50V2JN-4GP
2
2
DY
1
1
0D9V_S3
SCD1U16V2ZY-2GP
2
DY
C152 SC2D2U6D3V3KX-GP
2
C445
1
2
C444
SCD1U16V2ZY-2GP
1
1
1
2
SCD1U16V2ZY-2GP
C424
C220
SCD1U16V2ZY-2GP
DY
C97 SC2D2U6D3V3KX-GP
2
DY
C227
SCD1U16V2ZY-2GP
2
C253
Place these Caps near DM1
C95 SC2D2U6D3V3KX-GP
C443
1
1
2
SCD1U16V2ZY-2GP
2
C170
SCD1U16V2ZY-2GP
1
1 2
SCD1U16V2ZY-2GP
1
2
SCD1U16V2ZY-2GP
1 SCD1U16V2ZY-2GP
C254
2
C151 SCD1U16V2ZY-2GP
1
2
SCD1U16V2ZY-2GP
2 1
C255
1
4,7 4,7 4,7 4,7
C171
DY
1
1D8V_S3
M_B_BS#2 4,7 M_B_CKE0 4,7
C99
SCD1U16V2ZY-2GP
SRN47J-7-GP RN21 4 3 SRN47J-7-GP M_B_CS1# M_B_CAS# M_B_WE# M_B_BS#0
8 7 6 5
M_A_CAS# 4,7 M_A_CS1# 4,7
2
RN9
M_A_CAS# M_A_CS1#
C425
2
C252
RN42
4 3
1
1 1 C222
2
M_A_BS#0 4,7 M_A_WE# 4,7
C426
DY
SCD1U16V2ZY-2GP
M_A_A10 M_A_BS#0 M_A_WE#
1 2
2
2
C442 SCD1U16V2ZY-2GP
1
4
C427
DY
1 2
1 2 3 4
4,7
M_A_A5 M_A_A3 M_A_A1
SRN47J-4-GP
3
4,7
M_B_A[15..0]
SCD1U16V2ZY-2GP
1 2 3 4
SRN47J-4-GP RN43 8 7 6 5
M_A_A[15..0]
1
1 2 3 4
SRN47J-4-GP RN47 8 7 6 5
M_A_A11 M_A_A4 M_A_A6 M_A_A7
2
8 7 6 5
SCD1U16V2ZY-2GP
4
1 2 3 4
3
SRN47J-4-GP
DY
1D8V_S3
1 2
2
C154 SCD1U16V2ZY-2GP
DY 1D8V_S3
1
1
1
1
SC180P50V2JN-1GP 2
SC1U10V3ZY-6GP 2
SC1U10V3ZY-6GP 2
SC1U10V3ZY-6GP
1
1
2
1D8V_S3
Place these Caps near PARALLEL TERMINATION
A
47R2J-2-GP M_A_A14 47R2J-2-GP
B
M_A_ODT1 4,7
C672
C673
C671
1 SCD1U16V2ZY-2GP
2
1 2
SCD1U16V2ZY-2GP
2
C448
DY DY DY
1
Wistron Corporation
1
SCD1U16V2ZY-2GP
C454
SCD1U16V2ZY-2GP
1
1 1 C447
C430
2
C446
2
C226
2
2
1 SCD1U16V2ZY-2GP
1
2
SCD1U16V2ZY-2GP
2 1
SCD1U16V2ZY-2GP
2 1
SCD1U16V2ZY-2GP
1
1
1 2 C
C168
C428
SCD1U16V2ZY-2GP
2
C169
C163
SCD1U16V2ZY-2GP
2
C105
C159
SCD1U16V2ZY-2GP
1 R292 1 R96
C101
C164
SCD1U16V2ZY-2GP
M_B_CS3# 4,7 M_B_ODT0 4,7
SRN47J-7-GP
2
M_B_CKE1 4,7
SCD1U16V2ZY-2GP
SRN47J-4-GP
M_B_A15 M_B_A7 M_B_A11
C160
2
RN22
4 3
2
2 1
1 2 8 7 6 5
M_B_ODT1 4,7
SCD1U16V2ZY-2GP
47R2J-2-GP RN11
1
R65
M_B_A14 47R2J-2-GP
C223
2
2
SCD1U16V2ZY-2GP
2
1
1
1 R81
C158
2
M_B_A13
M_B_BS#1 4,7 M_B_RAS# 4,7 M_B_CS0# 4,7
SCD1U16V2ZY-2GP
8 7 6 5 SRN47J-4-GP
1 2 3 4
M_A_CKE1 4,7
2
1
M_A_A15 M_A_CKE1
4 3
SRN47J-7-GP
RN10
1 2 3 4
C98
RN16
1 2
SRN47J-4-GP
SCD1U16V2ZY-2GP
1
M_B_A6 M_B_A4 M_B_A0 M_B_A2
SCD1U16V2ZY-2GP
8 7 6 5
1
RN23
1 2 3 4
2
1D8V_S3 DY DY DY DY DY DY DY
C162 SCD1U16V2ZY-2GP
SC1U10V3ZY-6GP
0D9V_S3
C670
1
M_A_CKE0 4,7
C669
SC1U10V3ZY-6GP 2
1 R313
SRN47J-4-GP
C668
1
M_A_CKE0 2 47R2J-2-GP
SRN47J-7-GP
C665
SC1U10V3ZY-6GP 2
M_A_CS2# 4,7 M_A_BS#2 4,7
4 3
C664
1
M_A_CS2# M_A_BS#2
1 2
M_A_A12 M_A_A9 M_A_A8
C667
2
8 7 6 5
C161 SCD1U16V2ZY-2GP
RN46
C165
2
2 RN45
SCD1U16V2ZY-2GP
C103
SRN47J-4-GP
1 2 3 4
1
0D9V_S3
2
M_A_A0 4,7 M_A_BS#1 4,7 M_A_RAS# 4,7
SCD1U16V2ZY-2GP
M_A_A2
1
8 7 6 5
C666
SC180P50V2JN-1GP 2
RN18
1 2 3 4
1
SRN47J-4-GP 2
1
C167 SC2D2U6D3V3KX-GP
2
1 C100 SC2D2U6D3V3KX-GP
2
C166 SC2D2U6D3V3KX-GP
2
C104 SC2D2U6D3V3KX-GP
1
1
C449 SC2D2U6D3V3KX-GP
2
2
1
M_A_CS0# 4,7 M_A_ODT0 4,7 M_A_A13 4,7 M_A_CS3# 4,7
2
8 7 6 5
1
1
RN8
1 2 3 4
SC180P50V2JN-1GP 2
Place these Caps near DM2 SC180P50V2JN-1GP 2
SRN47J-4-GP
C157 SCD1U16V2ZY-2GP
M_B_A10 M_B_A1 M_B_A3 M_B_A5
2
SCD1U16V2ZY-2GP
RN20
8 7 6 5
C156 SCD1U16V2ZY-2GP
C96
M_B_CS2# 4,7
SRN47J-4-GP
1 2 3 4
1
1
M_B_A9 M_B_A12 M_B_A8
2
8 7 6 5
1
RN19
1 2 3 4
D
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
DDR2-RESISTOR Size A3
Document Number
Date: Friday, February 24, 2006
Rev
SHIBA
SA
Sheet E
8
of
44
5
4
3
2
1
D
D
CPUCADOUT[15..0] 3 CPUCADOUTJ[15..0] 3
U54F 3 NB0CADOUT[15..0] 3 NB0CADOUTJ[15..0]
6 OF 6
CPUHTTCLKOUT0 CPUHTTCLKOUTJ0 CPUHTTCLKOUT1 CPUHTTCLKOUTJ1
T23 T22 R21 R20
HT_CPU_RX_CLK0_P HT_CPU_RX_CLK0_N HT_CPU_RX_CLK1_P HT_CPU_RX_CLK1_N
3 CPUHTTCTLOUT0 3 CPUHTTCTLOUTJ0
CPUHTTCTLOUT0 CPUHTTCTLOUTJ0
M23 M22
HT_CPU_RXCTL_P HT_CPU_RXCTL_N
B 1D2V_HT_S0
R472 150R2F-1-GP
1 1
HTCPU_CAL_P HTCPU_CAL_N
2 2
W 19 Y19
HT_CPU_CAL_1P2V HT_CPU_CAL_GND
150R2F-1-GP R473
C182 SC1U10V3ZY-6GP
N16
+1.2V_PLLHTCPU
T13
+1.2V_PLLHTMCP
HT_CPU_TX_CLK0_P HT_CPU_TX_CLK0_N HT_CPU_TX_CLK1_P HT_CPU_TX_CLK1_N
G23 G24 G22 G21
NB0HTTCLKOUT0 NB0HTTCLKOUTJ0 NB0HTTCLKOUT1 NB0HTTCLKOUTJ1
HT_CPU_TXCTL_P HT_CPU_TXCTL_N
L23 L24
CLKOUT_PRI_200MHZ_P CLKOUT_PRI_200MHZ_N CLKOUT_SEC_200MHZ_P CLKOUT_SEC_200MHZ_N
B24 B23 A22 B21
CLKCPU_C51 CLKCPU#_C51
HT_CPU_REQ# HT_CPU_STOP# HT_CPU_RESET# HT_CPU_PW RGD
F18 G18 D20 E19
HT_CPU_REQ#
+2.5V_PLLHTCPU
L16
2D5V_PLLHTCPU_S0
PLACE ON BACK SIDE
C
NB0HTTCLKOUT0 3 NB0HTTCLKOUTJ0 3 NB0HTTCLKOUT1 3 NB0HTTCLKOUTJ1 3 NB0HTTCTLOUT 3 NB0HTTCTLOUTJ 3
1 R288 2 0R0402-PAD
B
CLKCPU 5 R289 DUMMY-R2
1 R78
2 10KR2J-3-GP
1 R287 2 2D5V_S0 0R0402-PAD
CLKCPU# 5
HTCPU_STP# 5 HTCPU_RST# 5 HTCPU_PWRGD 5
C129
2
R88 0R0603-PAD
1
1D2V_HTPLL_S0
SCD1U16V2ZY-2GP
1
1
2
2
1D2V_PLL_S0
NB0CADOUTJ0 NB0CADOUTJ1 NB0CADOUTJ2 NB0CADOUTJ3 NB0CADOUTJ4 NB0CADOUTJ5 NB0CADOUTJ6 NB0CADOUTJ7 NB0CADOUTJ8 NB0CADOUTJ9 NB0CADOUTJ10 NB0CADOUTJ11 NB0CADOUTJ12 NB0CADOUTJ13 NB0CADOUTJ14 NB0CADOUTJ15
1
CPUHTTCLKOUT0 CPUHTTCLKOUTJ0 CPUHTTCLKOUT1 CPUHTTCLKOUTJ1
C24 D24 E23 F24 H23 J22 K22 K24 D22 E20 E21 G19 J18 K17 K19 L19
{Value} C130 SCD1U16V2ZY-2GP
3 3 3 3
HT_CPU_TXD0_N HT_CPU_TXD1_N HT_CPU_TXD2_N HT_CPU_TXD3_N HT_CPU_TXD4_N HT_CPU_TXD5_N HT_CPU_TXD6_N HT_CPU_TXD7_N HT_CPU_TXD8_N HT_CPU_TXD9_N HT_CPU_TXD10_N HT_CPU_TXD11_N HT_CPU_TXD12_N HT_CPU_TXD13_N HT_CPU_TXD14_N HT_CPU_TXD15_N
2
HT_CPU_RXD0_N HT_CPU_RXD1_N HT_CPU_RXD2_N HT_CPU_RXD3_N HT_CPU_RXD4_N HT_CPU_RXD5_N HT_CPU_RXD6_N HT_CPU_RXD7_N HT_CPU_RXD8_N HT_CPU_RXD9_N HT_CPU_RXD10_N HT_CPU_RXD11_N HT_CPU_RXD12_N HT_CPU_RXD13_N HT_CPU_RXD14_N HT_CPU_RXD15_N
1
Y22 W 23 V23 U21 R23 P23 P21 N21 Y20 W 20 W 22 U20 R19 P17 N19 N18
1
CPUCADOUTJ0 CPUCADOUTJ1 CPUCADOUTJ2 CPUCADOUTJ3 CPUCADOUTJ4 CPUCADOUTJ5 CPUCADOUTJ6 CPUCADOUTJ7 CPUCADOUTJ8 CPUCADOUTJ9 CPUCADOUTJ10 CPUCADOUTJ11 CPUCADOUTJ12 CPUCADOUTJ13 CPUCADOUTJ14 CPUCADOUTJ15
C
HT_CPU_TXD0_P HT_CPU_TXD1_P HT_CPU_TXD2_P HT_CPU_TXD3_P HT_CPU_TXD4_P HT_CPU_TXD5_P HT_CPU_TXD6_P HT_CPU_TXD7_P HT_CPU_TXD8_P HT_CPU_TXD9_P HT_CPU_TXD10_P HT_CPU_TXD11_P HT_CPU_TXD12_P HT_CPU_TXD13_P HT_CPU_TXD14_P HT_CPU_TXD15_P
NB0CADOUT0 NB0CADOUT1 NB0CADOUT2 NB0CADOUT3 NB0CADOUT4 NB0CADOUT5 NB0CADOUT6 NB0CADOUT7 NB0CADOUT8 NB0CADOUT9 NB0CADOUT10 NB0CADOUT11 NB0CADOUT12 NB0CADOUT13 NB0CADOUT14 NB0CADOUT15
1
2 R54 0R0603-PAD
2D5V_S0
2D5V_S0
C84
2
HT_CPU_RXD0_P HT_CPU_RXD1_P HT_CPU_RXD2_P HT_CPU_RXD3_P HT_CPU_RXD4_P HT_CPU_RXD5_P HT_CPU_RXD6_P HT_CPU_RXD7_P HT_CPU_RXD8_P HT_CPU_RXD9_P HT_CPU_RXD10_P HT_CPU_RXD11_P HT_CPU_RXD12_P HT_CPU_RXD13_P HT_CPU_RXD14_P HT_CPU_RXD15_P
C23 D23 E22 F23 H22 J21 K21 K23 D21 F19 F21 G20 J19 L17 L20 L18
RN6
SC1U10V3ZY-6GP
Y23 W 24 V24 U22 R24 P24 P22 N22 Y21 V21 W 21 T21 R18 P16 N20 M17
2
CPUCADOUT0 CPUCADOUT1 CPUCADOUT2 CPUCADOUT3 CPUCADOUT4 CPUCADOUT5 CPUCADOUT6 CPUCADOUT7 CPUCADOUT8 CPUCADOUT9 CPUCADOUT10 CPUCADOUT11 CPUCADOUT12 CPUCADOUT13 CPUCADOUT14 CPUCADOUT15
HTCPU_STP# 1 HTCPU_RST# 2 HTCPU_PWRGD3 4
8 7 6 5 SRN1KJ-4-GP
A
A
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
C51M(1/5) HT CPU Size A3 Date:
5
4
3
2
Document Number
Rev
SHIBA Friday, February 24, 2006
SC Sheet
1
9
of
44
5
4
3
2
1
D
D
U54A 1 OF 6
17 HTMCP_UP[7..0]
C
17 HTMCP_UP#[7..0]
AD6 AC7 AA8 AA9 AD10 AD11 AC12 AC13 AA6 W7 Y8 V9 Y10 AA11 V11 W 12
HT_MCP_RXD0_P HT_MCP_RXD1_P HT_MCP_RXD2_P HT_MCP_RXD3_P HT_MCP_RXD4_P HT_MCP_RXD5_P HT_MCP_RXD6_P HT_MCP_RXD7_P HT_MCP_RXD8_P HT_MCP_RXD9_P HT_MCP_RXD10_P HT_MCP_RXD11_P HT_MCP_RXD12_P HT_MCP_RXD13_P HT_MCP_RXD14_P HT_MCP_RXD15_P
HT_MCP_TXD0_P HT_MCP_TXD1_P HT_MCP_TXD2_P HT_MCP_TXD3_P HT_MCP_TXD4_P HT_MCP_TXD5_P HT_MCP_TXD6_P HT_MCP_TXD7_P HT_MCP_TXD8_P HT_MCP_TXD9_P HT_MCP_TXD10_P HT_MCP_TXD11_P HT_MCP_TXD12_P HT_MCP_TXD13_P HT_MCP_TXD14_P HT_MCP_TXD15_P
AC24 AD23 AC22 AC20 AB18 AA17 AB16 AC16 AB21 AB20 AB19 W 18 W 15 AA15 Y14 W 13
HTMCP_DWN0 HTMCP_DWN1 HTMCP_DWN2 HTMCP_DWN3 HTMCP_DWN4 HTMCP_DWN5 HTMCP_DWN6 HTMCP_DWN7
HTMCP_UP#0 HTMCP_UP#1 HTMCP_UP#2 HTMCP_UP#3 HTMCP_UP#4 HTMCP_UP#5 HTMCP_UP#6 HTMCP_UP#7
AC6 AB7 AB8 AB9 AC10 AC11 AB12 AB13 Y6 Y7 AA7 W9 W 10 Y12 W 11 V13
HT_MCP_RXD0_N HT_MCP_RXD1_N HT_MCP_RXD2_N HT_MCP_RXD3_N HT_MCP_RXD4_N HT_MCP_RXD5_N HT_MCP_RXD6_N HT_MCP_RXD7_N HT_MCP_RXD8_N HT_MCP_RXD9_N HT_MCP_RXD10_N HT_MCP_RXD11_N HT_MCP_RXD12_N HT_MCP_RXD13_N HT_MCP_RXD14_N HT_MCP_RXD15_N
HT_MCP_TXD0_N HT_MCP_TXD1_N HT_MCP_TXD2_N HT_MCP_TXD3_N HT_MCP_TXD4_N HT_MCP_TXD5_N HT_MCP_TXD6_N HT_MCP_TXD7_N HT_MCP_TXD8_N HT_MCP_TXD9_N HT_MCP_TXD10_N HT_MCP_TXD11_N HT_MCP_TXD12_N HT_MCP_TXD13_N HT_MCP_TXD14_N HT_MCP_TXD15_N
AC23 AD22 AC21 AD20 AC18 AB17 AB15 AD16 AB22 AA20 AA19 V17 V15 Y15 W 14 Y13
HTMCP_DWN#0 HTMCP_DWN#1 HTMCP_DWN#2 HTMCP_DWN#3 HTMCP_DWN#4 HTMCP_DWN#5 HTMCP_DWN#6 HTMCP_DWN#7
HT_MCP_TX_CLK0_P HT_MCP_TX_CLK0_N HT_MCP_TX_CLK1_P HT_MCP_TX_CLK1_N
AC19 AD19 Y17 W 17
HTMCP_DWNCLK0 17 HTMCP_DWNCLK0# 17
HT_MCP_TXCTL_P HT_MCP_TXCTL_N
AC15 AD15
HTMCP_DWNCNTL 17 HTMCP_DWNCNTL# 17
AD9 AC9 U10 T10
17 HTMCP_UPCLK0 17 HTMCP_UPCLK0#
AD14 AC14
17 HTMCP_UPCNTL 17 HTMCP_UPCNTL#
B
17 HTMCP_REQ# 17 HTMCP_STOP# 17 HTMCP_RST#
HTMCP_DWN[7..0]
HTMCP_UP0 HTMCP_UP1 HTMCP_UP2 HTMCP_UP3 HTMCP_UP4 HTMCP_UP5 HTMCP_UP6 HTMCP_UP7
HTMCP_PWRGD_C51
AB5 AA5 AC5 AD5
HT_MCP_RX_CLK0_P HT_MCP_RX_CLK0_N HT_MCP_RX_CLK1_P HT_MCP_RX_CLK1_N HT_MCP_RXCTL_P HT_MCP_RXCTL_N HT_MCP_REQ# HT_MCP_STOP# HT_MCP_RESET# HT_MCP_PW RGD
HTMCP_DWN#[7..0]
17
C
17
B CLKOUT_CTERM_GND
B22
SCLKI_MCLKO_200MHZ_P SCLKI_MCLKO_200MHZ_N
A20 B20
CLKOUT_CTERM
1 R302
2 2K37R3F-L-GP
1D2V_S0
AC4
17 MCPOUT_25MHZ
Y5 W5
17 MCPOUT_200MHZ 17 MCPOUT_200MHZ#
R475 150R2F-1-GP
CLKIN_25MHZ CLKIN_200MHZ_P CLKIN_200MHZ_N
HT_MCP_CAL_1P2V HT_MCP_CAL_GND
AB23 AB24
HTMCP_CAL_P HTMCP_CAL_N
1 1
2 2
150R2F-1-GP R474
{Value}
R466 17,36 VCORE_EN
1
2
HTMCP_PWRGD_C51
DUMMY-R2 17 HTMCP_PWRGD
1 R467 2 0R0402-PAD
A
A
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
C51M(2/5)HT MCP Size A3 Date:
5
4
3
2
Document Number
Rev
SHIBA Friday, February 24, 2006
SC Sheet
1
10
of
44
5
4
3
2
1
D13
3
D
D
U54B 29 NEW_CPPE#
2 PCIE_PRSNT#_1
1
2 OF 6
MMBD4148-F-GP
CHECK LEAKAGE CURRENT
C RN25 3D3V_S0
1 2 3 4
8 7 6 5 PCIE_PRSNT#_0
SRN10KJ-4-GP
29 PCIE_RXP1 29 PCIE_RXN1 PCIE_PRSNT#_1
PCIE_PRSNT#_2
29 NEW_G_CLKREQ# 27 MINI_CLKREQ#
2
1D2V_PLLPE_S0
2
R89 0R0603-PAD
1
1
1D2V_PLL_S0
PE0_RX0_P PE0_RX1_P PE0_RX2_P PE0_RX3_P PE0_RX4_P PE0_RX5_P PE0_RX6_P PE0_RX7_P PE0_RX8_P PE0_RX9_P PE0_RX10_P PE0_RX11_P PE0_RX12_P PE0_RX13_P PE0_RX14_P PE0_RX15_P
PE0_TX0_P PE0_TX1_P PE0_TX2_P PE0_TX3_P PE0_TX4_P PE0_TX5_P PE0_TX6_P PE0_TX7_P PE0_TX8_P PE0_TX9_P PE0_TX10_P PE0_TX11_P PE0_TX12_P PE0_TX13_P PE0_TX14_P PE0_TX15_P
L1 L3 L4 M4 P1 R1 R3 R4 U4 V1 W1 W3 AA1 AB1 AC1 AD2
J7 J5 J9 L5 L8 M8 N7 N5 R5 P4 R7 U5 T9 U8 V3 AA3
PE0_RX0_N PE0_RX1_N PE0_RX2_N PE0_RX3_N PE0_RX4_N PE0_RX5_N PE0_RX6_N PE0_RX7_N PE0_RX8_N PE0_RX9_N PE0_RX10_N PE0_RX11_N PE0_RX12_N PE0_RX13_N PE0_RX14_N PE0_RX15_N
PE0_TX0_N PE0_TX1_N PE0_TX2_N PE0_TX3_N PE0_TX4_N PE0_TX5_N PE0_TX6_N PE0_TX7_N PE0_TX8_N PE0_TX9_N PE0_TX10_N PE0_TX11_N PE0_TX12_N PE0_TX13_N PE0_TX14_N PE0_TX15_N
L2 M2 M3 N3 P2 R2 T2 T3 U3 V2 W2 Y2 AA2 AB2 AC2 AD3
PE0_REFCLK_P PE0_REFCLK_N
K1 K2
PE1_TX_P PE1_TX_N
G4 G5
PE1_REFCLK_P PE1_REFCLK_N
G2 G3
PE2_TX_P PE2_TX_N
H4 J3
PE2_REFCLK_P PE2_REFCLK_N
H2 H3
PE_TSTCLK_P PE_TSTCLK_N
F1 F2
PE_RST#
G1
PE_CTERM_GND
D2
D1
PE0_PRSNT#
G6 H6
PE1_RX_P PE1_RX_N
E2
PE1_PRSNT#
J4 K3
27 PCIE_RXP2 27 PCIE_RXN2
B
J8 J6 K9 L6 L7 M9 N8 N6 R6 P3 R8 U6 T8 U7 V4 Y3
PE2_RX_P PE2_RX_N
E3
PE2_PRSNT#
D3 E4
PE1_CLKREQ# PE2_CLKREQ#
AC3 AB3
PE_REFCLKIN_P PE_REFCLKIN_N
T11
+1.2V_PLLPE
C
C232 PCIE_TXP1_C51 1 PCIE_TXN1_C51 1 C231
2 2 SCD01U16V2KX-3GP SCD01U16V2KX-3GP
PCIE_TXP1 29 PCIE_TXN1 29
CLK_PCIE_1 29 CLK_PCIE_1# 29
C234 PCIE_TXP2_C51 1 PCIE_TXN2_C51 1 C233
2 2 SCD01U16V2KX-3GP SCD01U16V2KX-3GP
PCIE_TXP2 27 PCIE_TXN2 27
CLK_PCIE_2 27 CLK_PCIE_2# 27 PCIE_TSTCLK
1
PCIE_TSTCLK#
1
TP8 TPAD28 TP9 TPAD28
B PCIE_RST# 27
PE_COMP 1
2
R318 2K37R3F-L-GP
{Value} C184 SCD1U16V2ZY-2GP
PLACE ON BACK SIDE
A
A
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
C51M(3/5)PCIE Size A3 Date:
5
4
3
2
Document Number
Rev
SHIBA Monday, February 27, 2006
SA Sheet
1
11
of
44
5
4
3
2
1
U54C 3 OF 6
1 R90 1
DY
2 C51_DACRSET 124R2F-U-GP D8 C51_DACVREFD9 DAC_RSET 2 C453 DAC_VREF SCD01U50V2ZY-1GP C8 DAC_IDUMP
1
2
C202 SCD1U16V2ZY-2GP
2
1
A9
2D5V_PLLGPU_S0
2
C437 SC1U10V3ZY-6GP
2
1
1 R300
+3.3V_DAC
H13
+2.5V_PLLGPU
1
2 0R0603-PAD
R91 150R2F-1-GP
3D3V_DAC_S0
1 R94
C203 SC1U10V3ZY-6GP
2D5V_S0
2
DY
2
2
DY
2 0R0603-PAD
3D3V_S0
R92 150R2F-1-GP
C194 SCD1U16V2ZY-2GP
C9 B9
F12 E11 E17 F17 G17
R312 1MR2J-1-GP
2
2
X5 XTAL-27MHZ-29-GP
1
C51M_TV_XI
2
A15 D15 A14 F14
TXA_OUT0+ 15 TXA_OUT1+ 15 TXA_OUT2+ 15
IFPA_TXD0_N IFPA_TXD1_N IFPA_TXD2_N IFPA_TXD3_N
B15 C15 B14 E14
TXA_OUT0- 15 TXA_OUT1- 15 TXA_OUT2- 15
IFPB_TXC_P IFPB_TXC_N
A10 B10
TXB_CLK+ 15 TXB_CLK- 15
IFPB_TXD4_P IFPB_TXD5_P IFPB_TXD6_P IFPB_TXD7_P
B11 E13 D13 B12
TXB_OUT0+ 15 TXB_OUT1+ 15 TXB_OUT2+ 15
IFPB_TXD4_N IFPB_TXD5_N IFPB_TXD6_N IFPB_TXD7_N
A11 F13 C13 C12
TXB_OUT0- 15 TXB_OUT1- 15 TXB_OUT2- 15
IFPAB_VPROBE IFPAB_RSET
A16 F15
DY 2
+2.5V_PLLIFP
E16
+2.5V_PLLCORE
H12
NC1 - DDC_CLK NC2 - DDC_DATA NC3 - HPDET NC4 - EE_CLK NC5 - EE_DATA
SCD1U16V2ZY-2GP
IFPAB_RSET R79
2 1KR2F-3-GP
1
2D5V_PLL_S0
C193
C51M_TV_XO
C451 SC22P50V2JN-4GP
PKG_TEST TEST_MODE_EN
D
IFPAB_VPROBE1 C440
1
1
1
C
2
TXA_CLK+ 15 TXA_CLK- 15
IFPA_TXD0_P IFPA_TXD1_P IFPA_TXD2_P IFPA_TXD3_P
XTAL_IN XTAL_OUT
C452 SC18P50V2JN-1-GP
1
C14 B13
1 R75
2 0R0603-PAD
2D5V_S0
C
1
1
1
1 R93 PLACE NEAR C51150R2F-1-GP
DAC_HSYNC DAC_VSYNC
IFPA_TXC_P IFPA_TXC_N
2
B7 C7
14,16 VGA_HSYNC 14,16 VGA_VSYNC
D
DAC_RED DAC_GREEN DAC_BLUE
2
A5 B6 A6
SCD1U16V2ZY-2GP
C51M_R C51M_G C51M_B
C120 SC1U10V3ZY-6GP
D17 C17 C51_TEST_MODE_EN
1 R301
2 1KR2J-1-GP
RN44
1 2
C132 SCD1U16V2ZY-2GP
2
1
1D2V_PLL_S0
C183 SCD1U16V2ZY-2GP
R9
+1.2V_PLLGPU
P9
+1.2V_PLLCORE
H16
JTAG_TCK JTAG_TDI JTAG_TDO JTAG_TMS JTAG_TRST#
+1.2V_PLLIFP
C18 B19 C19 B18 A19
C51_JTAG_TCK C51_JTAG_TDI C51_JTAG_TMS C51_JTAG_TRST#
1 2 3 4
8 7 6 5
2D5V_S0
SRN10KJ-4-GP
{Value}
B
B
PLACE NEAR CONNECTOR
5V_S0
U13
A
R33 75R2J-1-GP
11 10
4B1 4B2
14 13
VGA_BLUE 14 VGA_TV_COMP 14
VGA_BLUE
VGA_TV_LUMA
R56 10KR2J-3-GP
LOAD_TV LOAD_CRT LOAD_TV
2
3B1 3B2
VGA_TV_COMP
R55 10KR2J-3-GP
R32 10KR2J-3-GP
LOAD_CRT
TSCBT3257PWR-GP
2
2
75R2J-1-GP
R30
2
R31 75R2J-1-GP
2B1 2B2
VGA_GREEN 14 VGA_TV_LUMA 14
1
GND VCC
VGA_RED 14 VGA_TV_CRMA 14
5 6
2
8 16
2 3
2
OE# S
1B1 1B2
1
15 1
1
20 MCP_TV_EN
1
1A 2A 3A 4A
1
20 TV_LOAD_TEST
4 7 9 12
1
C51M_R C51M_G C51M_B
A
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
C51M(4/5)CRT/LVDS Size A3 Date:
5
4
3
2
Document Number
Rev
SHIBA Wednesday, March 15, 2006
SA Sheet
1
12
of
44
5
4
3
2
1
1D2V_S0
C51 DECOUPLING
1 1D2V_CORE_S0
R320 0R0805-PAD U54E
2
PLACE ON BACK SIDE CENTER OF C51
5 OF 6
D
2D5V_S0
+2.5V_IFPA +2.5V_IFPB
G15 H15
1D8V_S0
1 2
SC1U10V3ZY-6GP
1 SCD1U16V2ZY-2GP
2
C230
2
2
SCD1U16V2ZY-2GP
2
SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
1
1
1
1 2
1 2
SCD1U16V2ZY-2GP
1 2
C228 SC1U10V3ZY-6GP
1
1
C135 SCD1U16V2ZY-2GP
2
2
C85
C
1
1 SCD1U16V2ZY-2GP
C136 SCD1U16V2ZY-2GP
B
1
1
DY
2
SCD1U16V2ZY-2GP
1
2
SC4D7U10V5ZY-3GP
1
C131
2
SCD1U16V2ZY-2GP
C124
2
SC4D7U10V5ZY-3GP
C470
2
SC1U10V3ZY-6GP
C457 SC4D7U10V5ZY-3GP
DY
2
C456
DY
SC4D7U10V5ZY-3GP
DY
SC1U10V3ZY-6GP
2
C239
2
1
1
1 C455 SC1U10V3ZY-6GP
2
C191
2
1
1 2
DY
C187
SCD1U16V2ZY-2GP
DY
SCD1U16V2ZY-2GP
C185
2
2
A
SCD1U16V2ZY-2GP
C197
SCD1U16V2ZY-2GP
1
1
1
DY
C471 SC4D7U10V5ZY-3GP
2
1 2 1 SCD1U16V2ZY-2GP
1 C240
2
SC1U10V3ZY-6GP
C128
2
SCD1U16V2ZY-2GP
2
C133
C458
DY
C468
SC1U10V3ZY-6GP
2
DY
1
SC1U10V3ZY-6GP
C467
C189
1
DY
2
2
1
1 2
1
2
1 1 SCD1U16V2ZY-2GP
1
DY
C122
C235 SCD1U16V2ZY-2GP
1 C196
2
2
2
C186
C237
1D2V_PLL_S0
2
SCD1U16V2ZY-2GP
1 SCD1U16V2ZY-2GP
1 C438
2
C439
SCD1U16V2ZY-2GP
2
2
C236
1
1 2
SCD1U16V2ZY-2GP
{Value}
PE_GND PE_GND PE_GND PE_GND PE_GND PE_GND PE_GND PE_GND PE_GND PE_GND PE_GND
C195
F3 L9 P8 N9 K4 N4 T4 W4 Y4 U9 H9
C180
DY
1D2V_PEA_S0 4 OF 6
C238
1
1 2 U54D
SCD1U16V2ZY-2GP
K6 M6 P6 T6 W6 W8 H8 K8 V6 F4 V8 PE_GND PE_GND PE_GND PE_GND PE_GND PE_GND PE_GND PE_GND PE_GND PE_GND PE_GND
V19 T14 C20 R17 AB14 U12 G13 Y16 H21 C22 AB6 F22 L22 R22 V22 AA22 A23 AA23 AA24 L11 M11 N11 P11 M12 N12 P12 M13 N13 P13 M14 N14 P14 L12
C126
GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND
C125 SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
2
2
SCD1U16V2ZY-2GP
DY
1D2V_HT_S0
GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND
2
2
DY
C181
DY
C1 AA21 AA13 U14 H14 C11 AB4 AA4 J15 E12 AB10 Y18 E18 U18 E15 Y11 U19 N17 F16 J17 L13 B1 T17 D11 T12 J16 D19 H19 L21 M19 P19 T19 L14
C190
1D2V_S0
{Value}
B
C198
SC1U10V3ZY-6GP
C16 B16
C121 SCD1U16V2ZY-2GP
DY +2.5V_CORE +2.5V_CORE
1
1
1 C179
SCD1U16V2ZY-2GP
+3.3V +3.3V
C200
1D8V_S0
SCD1U16V2ZY-2GP
D18 C10
3D3V_S0
C201
1D2V_S0
SCD1U16V2ZY-2GP
+1.2V_HT +1.2V_HT +1.2V_HT +1.2V_HT +1.2V_HT +1.2V_HT +1.2V_HT +1.2V_HT +1.2V_HT
C188
PLACE ON BACK SIDE MCPHT CORE BALLS
+1.2V_PED +1.2V_PED +1.2V_PED +1.2V_PED
K16 M16 R16 M21 J20 T16 U17 C21 H17
C192 SCD1U16V2ZY-2GP
1D2V_PLL_S0
C229 SCD1U16V2ZY-2GP
1D2V_PLL_S0
2
2
C199 SCD1U16V2ZY-2GP
R319 0R0805-PAD
1
1
1
A2 B2 C2 C3 D4 E5 F6 G7 G8 G9 H10 J10
1D2V_CORE_S0
1D2V_PEA_S0
1
C
1D2V_HT_S0
+1.2V_PLL +1.2V_PLL +1.2V_PLL +1.2V_PLL +1.2V_PLL +1.2V_PLL +1.2V_PLL +1.2V_PLL +1.2V_PLL +1.2V_PLL +1.2V_PLL +1.2V_PLL
1D2V_PEA_S0 1D2V_S0
1
B4 C5 D6 E7
+1.2V_HTMCP +1.2V_HTMCP +1.2V_HTMCP +1.2V_HTMCP +1.2V_HTMCP +1.2V_HTMCP +1.2V_HTMCP +1.2V_HTMCP +1.2V_HTMCP
A3 B3 C4 D5 E6 F7 F8 F9
2
1D2V_S0
+1.2V_PEA +1.2V_PEA +1.2V_PEA +1.2V_PEA +1.2V_PEA +1.2V_PEA +1.2V_PEA +1.2V_PEA
SCD1U16V2ZY-2GP
T15 U13 U11 Y9 AB11 AA18 W 16 U16 U15
+1.2V_CORE +1.2V_CORE +1.2V_CORE +1.2V_CORE +1.2V_CORE +1.2V_CORE +1.2V_CORE +1.2V_CORE +1.2V_CORE +1.2V_CORE +1.2V_CORE +1.2V_CORE +1.2V_CORE +1.2V_CORE
2
B5 C6 D7 E8 E9 E10 F10 F11 G11 H11 J11 J12 J13 J14
D
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
C51M(5/5)POWER Date:
4
3
2
A
Size A3
5
C469 SC4D7U10V5ZY-3GP
Document Number
Rev
SHIBA Saturday, February 18, 2006
SA Sheet
1
13
of
44
A
B
C
D
CRT I/F & CONNECTOR
5V_CRT_S0
F1
1 2
D7 5V_CRT_S0_D
1
K
A
FUSE-1D1A6V-8GP
CH751H-40PT-1GP
C16 SCD01U16V2KX-3GP
DY L4
VGA_RED
1
CRT_R
2 IND-68NH-1-GP
CRT_R
4
16
1 2
12
5V_S0
2
Layout Note: Place these resistors close to the CRT-out connector 4
E
RN1 SRN2K7J-3-GP L5
1
CRT_G
2 IND-68NH-1-GP
CRT_G
CRT1
16
17 4 3
12 VGA_GREEN
6 1
CRT_R
CRT_B E51_TXD
E51_RXD DDC_DATA_CON
12 13
JVGA_HS
14
JVGA_VS DDC_CLK_CON
15 16
1
DY
DY
DY
3D3V_S0
2
DDC_CLK_CON
3
5V_S0
C14 SC22P50V2JN-4GP
DY
BAV99TPT-GP D6
Hsync & Vsync level shift
1 1
C17 SC33P50V2JN-3GPC15
2 2
C13 SC33P50V2JN-3GP
3
2
DDC_DATA_CON
1
VIDEO-15-57-GP-U
2
1
5V_CRT_S0
D5
2
SC2P50V2CN-GP
C24
2
2
11
7 2 8 3 9 4 10 5
CRT_G
C21 SC2P50V2CN-GP
Layout Note: * Must be a ground return path between this ground and the ground on the VGA connector. Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.
16
1
1
1 C20
DY
CRT_B
SC22P50V2JN-4GP
3
C25 SC10P50V2JN-4GP
SC2P50V2CN-GP
DY
2
2
SC10P50V2JN-4GP
DY
CRT_B
2 IND-68NH-1-GP
1
1
1
C23
2
C22 SC10P50V2JN-4GP
1
2
L6
12 VGA_BLUE
DY 3
1
DY
4 3
1
BAV99TPT-GP 3D3V_S0
1 2
PR_INSERT 16 JVGA_HS
5
7
CRT_R
U12B TSAHCT125PW-GP
3
7
2
8
1
CRT_G
RN3
SRN33J-5-GP-U
U1 PACDN009MR-GP-U
U12A TSAHCT125PW-GP
1 C8
2 SC8P250V2CC-GP
1
C7
1 2 L2 IND-D56UH-16-GP
JVGA_VS 2 0R0402-PAD
16 DDC_CLK_CON
Thr org part is 68.2703N.10B
2
6
1
DY
3D3V_S0
2 TV1 TV_LUMA TV_CRMA TV_COMP
4 6 7 5
TV_COMP
LUMA CRMA COMP NC#5
NC#2
2
GND GND GND GND
1 3 8 9
DDC_DATA_CON
16
DDC_VGA_5V_CLK
20
2
C37 SCD1U16V2ZY-2GP
DY
D3
TV_CRMA 16 C6 SC82P50V2JN-3GP
3
5
U4 C36 2N7002DW-7F-GP SCD1U16V2ZY-2GP
5V @ ext. CRT side
3 1
C1 SCD1U16V2ZY-2GP
DY
BAV99TPT-GP
3D3V_S0
MINDIN7-16-GP
D1
TV_COMP 16
2
1
1 L8
2 SC8P250V2CC-GP
2
C10 SC82P50V2JN-3GP
JVGA_VS_L
1 2
1
12 VGA_TV_COMP
JVGA_HS 2 0R0402-PAD
2
1
C11 SC82P50V2JN-3GP
2 L1 IND-D56UH-16-GP
2
1
12 VGA_TV_CRMA
1 L7
4
1
Layout Note: Place this 2 resistors close to the TV-out connector
JVGA_HS_L
20 DDC_VGA_5V_DAT
DY
2
TV OUT CONN
CRT_B
1
JVGA_VS
1
JVGA_HS_L JVGA_VS_L
2
4 3
2
1 2
2
VSYNC_5
3
7
4
6
TV_LUMA
1
12,16 VGA_VSYNC
5
HSYNC_5
6
3
C4 SC82P50V2JN-3GP
1
2
2
1
14
12,16 VGA_HSYNC
RN2 SRN2K7J-3-GP
5V_CRT_S0
4
14
2
C67 SCD1U16V2ZY-2GP
C2 SCD1U16V2ZY-2GP
DY
BAV99TPT-GP 1
1
1 C9
2 SC8P250V2CC-GP
Wistron Corporation 3D3V_S0
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
C5 SC82P50V2JN-3GP
2
Title
3 1
2
TV_CRMA
1
D2
TV_LUMA 16
1
1 2 L3 IND-D56UH-16-GP
2
C12 SC82P50V2JN-3GP
2
1
12 VGA_TV_LUMA
C3 SCD1U16V2ZY-2GP
DY
BAV99TPT-GP
CRT/TV CONNECTOR Size A3
Document Number
Rev
SHIBA
Date: Thursday, February 23, 2006 A
B
C
D
SA Sheet E
14
of
44
LED / INVERTER INTERFACE
5V_S5 Q31
B
2
GND
3
LED1 CAPS_LED#_5V 1 2 560R2J-3-GP
1 R87
CAPS_LED#_BUF
2
4 LED-B-27-U-GP
Y
CAPS_LED# 30 12 TXA_OUT2+ 12 TXA_OUT212 TXA_OUT1+ 12 TXA_OUT112 TXA_OUT0+ 12 TXA_OUT012 TXA_CLK+ 12 TXA_CLK-
74AHCT1G08DBVR-GP
3D3V_S0
U30 LED2
1
2 TP_LED#_O_5VA 300R2J-4-GP
1 R159
6
1 2
5V_S0 DDC_LVDS_3D3V_DAT 20 DDC_LVDS_3D3V_CLK 20 3D3V_S0
C57
TP_LED#_O ACES-CONN40C-GP
K TP_LED#_O 2
5
3
4
LED-O-16-GP TP_LED#_B
TP_LED 30
5V_S0
C54
C55
2N7002DW -7F-GP
LED3
2 TP_LED#_B_5V 1 560R2J-3-GP
1 R161
TP_LED#_B
2
1
5V_S0
L27
LED6 MEDIA_LED#_5V 2 560R2J-3-GP
1
C53
C52
MEDIA_LED#
2
DY
2 BLM21B102SPT-UGP
14
U45D
1 R454
C51
DY
LED-B-27-U-GP 5V_S5
EC_BLON 30
BRIGHTNESS_CONN
SCD1U16V2ZY-2GP
1
1
A
VCC
1
U38
5
C48 DUMMY-C2
39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 42
SCD1U16V2ZY-2GP
R2 PDTC124EU-1-GP 5V_S5
5V_S0
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
12 TXB_OUT2+ 12 TXB_OUT212 TXB_OUT1+ 12 TXB_OUT112 TXB_OUT0+ 12 TXB_OUT012 TXB_CLK+ 12 TXB_CLK-
1
PW R_LED 30
SCD1U16V2ZY-2GP 2 1
1 B
2
R1
E
SCD1U16V2ZY-2GP
C
LED-B-27-U-GP
1
2PW R_LED#
1
41 40
1
2 PW R_LED#_5V 560R2J-3-GP
DCBATOUT_LCD LCDVDD_S0
LCD1
PW R_LED# 31
Q30
2
LED4
1 R456
CHG_LED 30
R2 PDTC124EU-1-GP
5V_S5
2
E
B
2
LED-B-27-U-GP
R1
2
C
SC10U10V5ZY-1GP
2CHG_LED#
1
SCD1U16V2ZY-2GP
LED5
2 CHG_LED#_5V 560R2J-3-GP
1 R455
12
CDROM_LED# 24
13
SATA_LED# 19
11
1
DCBATOUT_LCD
2
DCBATOUT
L28 BLM21B102SPT-UGP
7
LED-B-27-U-GP TSAHCT08PW R-1GP
5V_S5 5V_S0
R16 1
A
9 K
CR_LED#
1
10
MS_LED# 26
LED-B-67-GP-U2
1394
2 DUMMY-R2
8 2
2 CR_LED#_5V 330R2J-3-GP
LED7
TSAHCT08PW R-1GP
BRIGHTNESS 30 LBKLT_CRTL 20
R17
DY
R18 10KR2J-3-GP
7
1 R420
2 0R2J-2-GP
14
NC
BRIGHTNESS_CONN U45C
1
1
1394
1
EC_BLON 2 C49 SC1KP50V2KX-1GP BRIGHTNESS_CONN 2 C50 SC1KP50V2KX-1GP
DY 5V_S5
Layout 40 mil LCDVDD_S0
1
3D3V_S0 U11
R19 10KR2J-3-GP U10
2
1
6 5 4
2
IN GND IN
2
LCDVDD_ON
OUT GND ON/OFF#
C56 SC1U10V3ZY-6GP
R261 AAT4280IGU-1-T1GP 22KR2J-GP
LCDVDD_ON
R20 LCDVDD_S0
1
2
4
3
5
2
6
1
1
20
1 2 3
Wistron Corporation
220R2J-L2-GP 2N7002DW -7F-GP
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
LCD/Inverter Connector Size Custom Date:
Document Number
Friday, February 24, 2006
Rev
SHIBA Sheet
SA 15
of
44
B
C
5V_S0
D27
Docking Connector
VOL_DWN_DK#
2 3
1
1 BAV99TPT-GP FOX-CONN40-1-GP-U1
DY
DY
AD+
Hsync & Vsync level shift
1
DY
7
13
14
30
29 29 29 29 29 29
U12C TSAHCT125PW-GP RN4
12
1 2
VSYNC_5_1
11
4 3
DOCK_HS DOCK_VS
1
1
DY
L-63UH-GP TR3
EC13 SC470P50V2KX-3GP
2 SCD1U16V2ZY-2GP 2 SCD1U16V2ZY-2GP 2 SCD1U16V2ZY-2GP 2 SCD1U16V2ZY-2GP 2 SCD1U16V2ZY-2GP 2 SCD1U16V2ZY-2GP 2 SC100P25V2JN-1GP 2 SCD1U16V2ZY-2GP 2 SCD1U16V2ZY-2GP 2 SCD1U16V2ZY-2GP
USB_1+
USB0_P
1 R52
1D5V_S0
2 0R0402-PAD
2
EC59 SC470P50V2KX-3GP
1
2
1 EC41 1 EC32 CAP_MUTE 1 EC51 JACK_DETECT# 1 EC11 DOCK_PRESENT 1 EC58 SLP_BTN# 1 EC9 CIR_PR 1 EC52 PWR_ON 1 EC54 VOL_UP_DK# 1 EC50 VOL_DWN_DK# 1 EC53
USB_1-
L24 2 DK_MIC_L_CN_1 BLM18PG600SN-2GP
1
33 DK_MIC_R_CN
2
DK_SPKR_L
1
33
41
2 0R0402-PAD
USB0_N
20
2
AUD_AGND DOCK_PRESENT
AUD_AGND
EC60 SC470P50V2KX-3GP
1
AUD_AGND
DK_SPKR_R_1 DK_SPKR_L_1 DK_MIC_R_CN_1 DK_MIC_L_CN_1
DY
4
2
EC12 SC470P50V2KX-3GP
EC2 SCD1U25V3ZY-1GP
3
L22 2 DK_MIC_R_CN_1 BLM18PG600SN-2GP
1
33 DK_MIC_L_CN
DK_SPKR_L_1 2 BLM18PG600SN-2GP
1 L9
SPDIF_DOCK
DOCK1
1 DK_SPKR_R_1 2 BLM18PG600SN-2GP
2
1 L10
AD+ CAP_MUTE 32 SLP_BTN# 30 JACK_DETECT# 33 VOL_UP_DK# 30 VOL_DWN_DK# 30
C66 SC47P50V2JN-3GP
1 R51
DK_SPKR_R
CIR_PR PWR_ON
30
20
33
TV_LUMA 14 TV_CRMA 14 TV_COMP 14
2
CIR_SENSE
AD+
3
CIR_PR
1
4
42 NP1 45
1
1 2
DY
2
7
C83 SC47P50V2JN-3GP
3
CIR
2
DOCK_HS DOCK_VS
SRN33J-5-GP-U
33
39 37 35 33 31 29 27 25 23 21 19 17 15 13 11 9 7 5 3
DCBATOUT
U12D TSAHCT125PW-GP
1 R387 2 0R0402-PAD 1 R385 2 0R0402-PAD
40 38 36 34 32 30 28 26 24 22 20 18 16 14 12 10 8 6 4
RJ45-8 RJ45-7 RJ45-5 RJ45-4 RJ45-6 RJ45-3 RJ45-2 RJ45-1
29 29
HSYNC_5_1
8
43
USB_1USB_1+
DOCK_IN#
10
14
2
C68 SCD1U16V2ZY-2GP
9
12,14 VGA_HSYNC
12,14 VGA_VSYNC
14 CRT_R 14 CRT_G 14 CRT_B 14 DDC_DATA_CON 14 DDC_CLK_CON
5V_S0
46 NP2 44
1
BAV99TPT-GP
4
E
D28
2
VOL_UP_DK# 3
D
5V_S0
2
A
R269 33R2J-2-GP
Place near Codec 2
Place near Dock connector
C
SPDIF_1D5_VCC
E
2 U18
E
U51
2 5
2
PM_SLP_S5
1 R53
6
PR_INSERT 14
1
PWR_S3_R
3 1
R268 2 PWR_S3 1KR2J-1-GP
1
20,30,40 PM_SLP_S5#
Q3 CH3906PT-GP
B
2 1DOCK_PRESENT R284 47R2J-2-GP
2
DY C422 SC470P25V2KN
1
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
Board to board conn/ Docking Size A3
Document Number
Rev
SHIBA
Date: Monday, February 27, 2006 A
B
C421 SC470P25V2KN
DY
S0 = 4V S3 = 2.5V S5 = 0V
2
R283 2K2R2J-2-GP
L23 2SPDIF_DOCK BLM18PG600SN-2GP
1
CH715FPT-GP
R267 10KR2J-3-GP
1
2N7002DW-7F-GP
PWR_ON
1
2
1
PM_SLP_S5_R 2 22KR2J-GP
C
3
SC47P50V2JN-3GP
Change to 220ohm
5V_S0
C423
2
3D3V_S5
SPDIF_L
DY
2
R285 220R2J-L2-GP
DOCK_IN#
4
Q26 CH3904PT-GP
1
1 1 R28 22KR2J-GP
2 30
2SPDIF_R B 330R2J-3-GP
1
1 R27 10KR2J-3-GP
1 R286
SPDIF
Change to 330ohm
2
33 3D3V_S5
1
5V_S0
C
D
SA Sheet E
16
of
44
5
4
3
2
1
U28G 7 OF 7
10 HTMCP_DWN[7..0]
K1 L1 M1 N1 R1 T1 U1 V1
HT_MCP_RXD0_P HT_MCP_RXD1_P HT_MCP_RXD2_P HT_MCP_RXD3_P HT_MCP_RXD4_P HT_MCP_RXD5_P HT_MCP_RXD6_P HT_MCP_RXD7_P
HT_MCP_TXD0_P HT_MCP_TXD1_P HT_MCP_TXD2_P HT_MCP_TXD3_P HT_MCP_TXD4_P HT_MCP_TXD5_P HT_MCP_TXD6_P HT_MCP_TXD7_P
AA1 Y1 AA3 W5 U5 T5 R5 P5
HTMCP_UP0 HTMCP_UP1 HTMCP_UP2 HTMCP_UP3 HTMCP_UP4 HTMCP_UP5 HTMCP_UP6 HTMCP_UP7
HTMCP_DWN#0 HTMCP_DWN#1 HTMCP_DWN#2 HTMCP_DWN#3 HTMCP_DWN#4 HTMCP_DWN#5 HTMCP_DWN#6 HTMCP_DWN#7
K2 L2 M2 N2 R2 T2 U2 V2
HT_MCP_RXD0_N HT_MCP_RXD1_N HT_MCP_RXD2_N HT_MCP_RXD3_N HT_MCP_RXD4_N HT_MCP_RXD5_N HT_MCP_RXD6_N HT_MCP_RXD7_N
HT_MCP_TXD0_N HT_MCP_TXD1_N HT_MCP_TXD2_N HT_MCP_TXD3_N HT_MCP_TXD4_N HT_MCP_TXD5_N HT_MCP_TXD6_N HT_MCP_TXD7_N
AA2 Y2 AA4 W6 U6 T6 R6 P6
HTMCP_UP#0 HTMCP_UP#1 HTMCP_UP#2 HTMCP_UP#3 HTMCP_UP#4 HTMCP_UP#5 HTMCP_UP#6 HTMCP_UP#7
10 HTMCP_DWNCLK0 10 HTMCP_DWNCLK0#
P1 P2
HT_MCP_RX_CLK_P HT_MCP_RX_CLK_N
10 HTMCP_DWNCNTL 10 HTMCP_DWNCNTL#
W1 W2
D 10 HTMCP_DWN#[7..0]
Change to single R at next version
1 1
3D3V_S0
R502 1K5R2J-3-GP
10
D HTMCP_UP#[7..0]
HT_MCP_TX_CLK_P HT_MCP_TX_CLK_N
V5 V6
HTMCP_UPCLK0 10 HTMCP_UPCLK0# 10
HT_MCP_TXCTL_P HT_MCP_TXCTL_N
N5 N6
HTMCP_UPCNTL 10 HTMCP_UPCNTL# 10
CLKOUT_200MHZ_P CLKOUT_200MHZ_N
AC1 AC2
MCPOUT_200MHZ 10 MCPOUT_200MHZ# 10
CLKOUT_25MHZ HT_MCP_PW RGD HT_MCP_RST# THERMTRIP#/GPIO CLK200MHZ_TERM_GND
Y5 AD2 AE1 J6 K6
10
Change to single R at next version 3D3V_S0
HT_MCP_RXCTL_P HT_MCP_RXCTL_N
1 1
2 2
R501 1K5R2J-3-GP
HTMCP_UP[7..0]
HTMCP_DWN0 HTMCP_DWN1 HTMCP_DWN2 HTMCP_DWN3 HTMCP_DWN4 HTMCP_DWN5 HTMCP_DWN6 HTMCP_DWN7
C
2 150R2F-1-GP
HT_MCP_RCOMP1
1 R110
2 49D9R2F-GP
HT_MCP_RCOMP2 1D2V_HT_S0_PG
AB1 AB2
HT_MCP_COMP_GND1 HT_MCP_COMP_GND2
F22 N26 M24 F23 N25
VRM_PWRGD 1D8V_S3_PG 1D2V_HT_S0_EN VCORE_EN
MCPOUT_25MHZ_R
R503 1K5R2J-3-GP
R504 1K5R2J-3-GP
1 R354
2 22R2J-2-GP
MCPOUT_25MHZ 10 HTMCP_PWRGD 10 HTMCP_RST# 10 CPU_THERMTRIP# 5
CLK200_TERM_GND
HT_VLD CPU_VLD MEM_VLD HTVDD_EN CPUVDD_EN
C
R355 562R2F-GP 3D3V_S0
2
36 40 35 10,36
HT_MCP_REQ# HT_MCP_STOP#
2 2
1 R111
AD1 AA5
1
10 HTMCP_REQ# 10 HTMCP_STOP#
RN55
1D5V_S0 R114
+1.5V_PLL_CPU_HT +3.3V_PLL_CPU_HT
1
MCP51NA2-GP
H22 H21 H23 D26 F25
MCP51_TCK MCP51_TDI
2 1
MCP51_TMS MCP51_TRST#
SRN10KJ-5-GP RN63 1 4 2 3
3 4
SRN10KJ-5-GP
SCD1U16V2ZY-2GP
C510
2
1 C512
2
2
2
SC1U10V3ZY-6GP
C281
SCD1U16V2ZY-2GP
1
1
1
C282
2
C283 SCD1U16V2ZY-2GP
3D3V_PLL_CPU_HT_S0
1
0R0603-PAD
SCD1U16V2ZY-2GP
2
3D3V_S0
M6 M5
JTAG_TCK JTAG_TDI JTAG_TDO JTAG_TMS JTAG_TRST#
3D3V_S0
B
1
B
R398 47KR2J-2-GP
5V_S5
1
2
1D2V_HT_S0
3
1
Q16 2N7002-8-GP
2
R394 47KR2J-2-GP
1D2V_HT_PG#
2
1D2V_HT_S0_PG
D
R393 47KR2J-2-GP
1 2
C
G Q17 CH3904PT-GP
B
S
2
E
1
1D2V_HT_S0_R
C641 SCD01U50V2ZY-1GP
A
A
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
MCP51(1/6)HT Size A3 Date:
5
4
3
2
Document Number
Rev
SHIBA Monday, February 20, 2006
SA Sheet
1
17
of
44
5
4
3
2
1
3D3V_S0 RN54 PCI_REQ#0 PCI_REQ#1 PCI_REQ#2 PCI_REQ#3
D
1 2 3 4
8 7 6 5
D
SRN8K2J-L1-GP PCI_REQ#4 1 R372
U28A
25 PCI_AD[0..31]
2 8K2R2J-3-GP RN51
1 OF 7 PCI_AD0 PCI_AD1 PCI_AD2 PCI_AD3 PCI_AD4 PCI_AD5 PCI_AD6 PCI_AD7 PCI_AD8 PCI_AD9 PCI_AD10 PCI_AD11 PCI_AD12 PCI_AD13 PCI_AD14 PCI_AD15 PCI_AD16 PCI_AD17 PCI_AD18 PCI_AD19 PCI_AD20 PCI_AD21 PCI_AD22 PCI_AD23 PCI_AD24 PCI_AD25 PCI_AD26 PCI_AD27 PCI_AD28 PCI_AD29 PCI_AD30 PCI_AD31
C
25 25 25 25
PCI_C/BE#0 PCI_C/BE#1 PCI_C/BE#2 PCI_C/BE#3
25 25 25 25 25 25 25 25
PCI_FRAME# PCI_IRDY# PCI_TRDY# PCI_STOP# PCI_DEVSEL# PCI_PAR PCI_PERR# PCI_SERR#
AF19 AB21 AC19 AA20 AA19 AF20 AE19 AE20 AB20 AB19 AA18 AB18 AE18 AF18 AC17 AA17 AB15 AF15 AE15 AF14 AE14 AA14 AB14 AC13 AB13 AE13 AA12 AF13 AB12 AF12 AE12 AF11
PCI_AD0 PCI_AD1 PCI_AD2 PCI_AD3 PCI_AD4 PCI_AD5 PCI_AD6 PCI_AD7 PCI_AD8 PCI_AD9 PCI_AD10 PCI_AD11 PCI_AD12 PCI_AD13 PCI_AD14 PCI_AD15 PCI_AD16 PCI_AD17 PCI_AD18 PCI_AD19 PCI_AD20 PCI_AD21 PCI_AD22 PCI_AD23 PCI_AD24 PCI_AD25 PCI_AD26 PCI_AD27 PCI_AD28 PCI_AD29 PCI_AD30 PCI_AD31
AD19 AB17 AA15 AA13
PCI_CBE#0 PCI_CBE#1 PCI_CBE#2 PCI_CBE#3
PCI_REQ#0 PCI_REQ#1 PCI_REQ#2 PCI_REQ#3/GPIO PCI_REQ#4/GPIO
AA22 AE22 AF21 AF22 AE23
PCI_REQ#0 PCI_REQ#1 PCI_REQ#2 PCI_REQ#3 PCI_REQ#4
PCI_GNT#0 PCI_GNT#1 PCI_GNT#2 PCI_GNT#3/GPIO PCI_GNT#4/GPIO
AE21 AC21 AA21 AB24 AB22
PCI_GNT#0
PCI_INTW # PCI_INTX# PCI_INTY# PCI_INTZ#
AE11 AB11 AC11 AA11
PCI_INTW# PCI_INTX# PCI_INTY# PCI_INTZ#
PCI_CLK0 PCI_CLK1 PCI_CLK2 PCI_CLK3 PCI_CLK4 PCI_CLKIN
PCI_REQ#0 25
PCI_INTW# PCI_INTX# PCI_INTY# PCI_INTZ#
PCI_GNT#0 25
PCI_FRAME# 1 PCI_DEVSEL#2 PCI_IRDY# 3 PCI_TRDY# 4
8 7 6 5
SRN8K2J-L1-GP RN33 1 PCI_SERR# 2 PCI_STOP# 3 PCI_PERR# 4
8 7 6 5
PCI_INTW# 25 PCI_INTX# 25
1 R168
2 22R2J-2-GP
B
PCI_PME#
25,30 PM_CLKRUN#
PCI_FRAME# PCI_IRDY# PCI_TRDY# PCI_STOP# PCI_DEVSEL# PCI_PAR PCI_PERR#/GPIO PCI_SERR# PCI_PME#/GPIO PCI_CLKRUN#/GPIO
1394 25 PCIRST# 24 PCIRST#_IDE 29 PCIRST#_NEW
30,31 LPC_RST#
1 R388
2 PCIRST#_R 22R2J-2-GP
1 R389 1 R167
2 PCIRST#_IDE_R AD24 22R2J-2-GP 2 PCIRST#_NEW_R AE26 22R2J-2-GP W 22
1 R199
AE25
2 LPC_RST#_R 22R2J-2-GP
L26
SRN8K2J-L1-GP
PCI_CLK 25
C
1394 1
PCI_PME#
2
3D3V_S5
R157 8K2R2J-3-GP
2 22R2J-2-GP
R375
1
PCI_CLKIN 3D3V_S0 PM_CLKRUN#
1 R373
2 8K2R2J-3-GP RN61
LPC_LDRQ0# LPC_LDRQ1#
1 2
4 3 SRN8K2J-3-GP
RN68
AC15 AD15 AB16 AE16 AA16 AE17 AF16 AF17 AD11 AF25
8 7 6 5
SRN8K2J-L1-GP RN50
AE24 PCI_CLK_R AF24 AD23 AF23 AB23 PCI_CLK4 AC23
1 2 3 4
LPC_AD0 LPC_AD1 LPC_AD2 LPC_AD3
K24 H26 H25 K22
LPC_LAD0_R LPC_LAD1_R LPC_LAD2_R LPC_LAD3_R
1 2 3 4
8 7 6 5 SRN33J-7-GP
LPC_FRAME# LPC_DRQ#0 LPC_DRQ#1/LPC_CS# LPC_SERIRQ
G25 K21 K23 L22
LPC_PW RDW N#/GPIO
H24
LPC_LAD[0..3]
LPC_LAD0 LPC_LAD1 LPC_LAD2 LPC_LAD3
30,31 INT_SERIRQ R378
1
2 10KR2J-3-GP
Change to 0R B
LPC_LFRAME# 30,31
LPC_LDRQ0# LPC_LDRQ1#
INT_SERIRQ
25,30
PCI_RESET#0 PCI_RESET#1 LPC_CLK0
F26 LPC_CLK_R
LPC_CLK1
G26 PCI_CLK1_R
PCI_RESET#2 PCI_RESET#3
1 R202
2 22R2J-2-GP 1 R201
LPC_CLK 30
2 22R2J-2-GP
PCI_CLK_GOLD
31
LPC_RESET#
MCP51NA2-GP
A
A
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
MCP51(2/6)PCI Size A3 Date:
5
4
3
2
Document Number
Rev
SHIBA Monday, February 20, 2006
SA Sheet
1
18
of
44
5
4
3
2
1
U28B 2 of 7
D
24 SATA_TXP0 24 SATA_TXN0
B20 A20
SATA_A0_TX_P SATA_A0_TX_N
24 SATA_RXN0 24 SATA_RXP0
A19 B19
SATA_A0_RX_N SATA_A0_RX_P
B18 A18
SATA_A1_TX_P SATA_A1_TX_N
A17 B17
SATA_A1_RX_N SATA_A1_RX_P
RN53
1 2
SATA_RXN1 SATA_RXP1
4 3
SRN10KJ-5-GP
B15 A15
SATA_B0_TX_P SATA_B0_TX_N
A16 B16
SATA_B0_RX_N SATA_B0_RX_P
RN52
1 2 3 4
SATB_RXP0 SATB_RXP1 SATB_RXN1 SATB_RXN0
8 7 6 5
SATB_RXN0 SATB_RXP0
SRN10KJ-4-GP
C
3D3V_S0
1
SATB_RXN1 SATB_RXP1
B13 A13
SATA_B1_TX_P SATA_B1_TX_N
A14 B14
SATA_B1_RX_N SATA_B1_RX_P
C20
SATA_LED#/GPIO
2
R369 10KR2J-3-GP
15 SATA_LED#
SATA_THERM_DP 2 2K49R2F-GP SATA_THERM_DN
1 R367
D14 C14
SATA_TSTCLK_P SATA_TSTCLK_N
F13
SATA_TEST
F14 E14
SATA_TERMP SATA_TERMN
R370
R382
1
1
2
2
SCD1U16V2ZY-2GP
1 2
IDE_ADDR_P0 IDE_ADDR_P1 IDE_ADDR_P2
A6 D6 B6
IDE_CS1_P# IDE_CS3_P# IDE_DACK_P# IDE_IOW _P# IDE_INTR_P IDE_DREQ_P IDE_IOR_P# IDE_RDY_P CABLE_DET_P/GPIO
A5 B5 B7 F7 E6 B8 E7 A7 C6
IDE_DATA_S0 IDE_DATA_S1 IDE_DATA_S2 IDE_DATA_S3 IDE_DATA_S4 IDE_DATA_S5 IDE_DATA_S6 IDE_DATA_S7 IDE_DATA_S8 IDE_DATA_S9 IDE_DATA_S10 IDE_DATA_S11 IDE_DATA_S12 IDE_DATA_S13 IDE_DATA_S14 IDE_DATA_S15
E4 D1 D4 C2 B2 C3 A3 A4 B4 B3 A2 B1 C1 D2 E3 E5
D
PIDE_P7
+1.5V_PLL_SP_SS +3.3V_PLL_SP_SS
1 R368
2 10KR2J-3-GP
PIDE_INTR PIDE_DREQ
R358 1 R139 1
2 10KR2J-3-GP 2 5K6R2J-1-GP
PIDE_RDY PIDE_CABDET
R140 1 1 R141
2 4K7R2J-2-GP 2 15KR2J-1-GP
SIDE_D0 SIDE_D1 SIDE_D2 SIDE_D3 SIDE_D4 SIDE_D5 SIDE_D6 SIDE_D7 SIDE_D8 SIDE_D9 SIDE_D10 SIDE_D11 SIDE_D12 SIDE_D13 SIDE_D14 SIDE_D15
3D3V_S0
SIDE_D[15..0]
1 R138
2 10KR2J-3-GP place near odd connector SIDE_DREQ 1 R118
place near odd connector
G4 G6 G2
SIDE_A0 24 SIDE_A1 24 SIDE_A2 24
IDE_CS1_S# IDE_CS3_S# IDE_DACK_S# IDE_IOW _S# IDE_INTR_S IDE_DREQ_S IDE_IOR_S# IDE_RDY_S CABLE_DET_S/GPIO
G1 G3 F5 E1 F6 E2 F2 F1 G5
SIDE_CS#0 24 SIDE_CS#1 24 SIDE_DACK# 24 SIDE_IOW# 24 SIDE_IRQ15 24 SIDE_DREQ 24
B11 A11
2 5K6R2J-1-GP
SIDE_IRQ15 1 R357
IDE_ADDR_S0 IDE_ADDR_S1 IDE_ADDR_S2
IDE_COMP_3P3 IDE_COMP_GND
C
24
SIDE_IOR#_R
1 R116 1 R356
2 0R0402-PAD
SIDE_IORDY R117
2 10KR2J-3-GP
1
2 4K7R2J-2-GP
3D3V_S0
B
place near odd connector
SIDE_IOR# 24 SIDE_IORDY 24
2 15KR2J-1-GP
IDE_RCOMP_3D3V IDE_RCOMP_GND
R477 R476
1 1
2 121R2F-GP 2 121R2F-GP
3D3V_S0
1 2
SCD1U16V2ZY-2GP
C568
MCP51NA2-GP
SCD1U16V2ZY-2GP
1 C569
2
1 C572
2
C574
F8 D8 A9 E9 A10 E10 C10 E11 F11 D10 F10 B10 F9 B9 E8 A8
SIDE_CABDET
F19 D20
SCD1U16V2ZY-2GP
C550 SCD1U16V2ZY-2GP
1
1 2
1D5V_S0
3D3V_PLL_SP_SS_S0
0R0603-PAD
+1.5V_PLL_SP_VDD
C542
1
2
2
3D3V_S0
F18
C549 SCD1U16V2ZY-2GP
C551 SC1U10V3ZY-6GP
SC1U10V3ZY-6GP
1
0R0603-PAD
2
C552 SCD1U16V2ZY-2GP
B
11D5V_PLL_SP_S0
2
1D5V_S0
IDE_DATA_P0 IDE_DATA_P1 IDE_DATA_P2 IDE_DATA_P3 IDE_DATA_P4 IDE_DATA_P5 IDE_DATA_P6 IDE_DATA_P7 IDE_DATA_P8 IDE_DATA_P9 IDE_DATA_P10 IDE_DATA_P11 IDE_DATA_P12 IDE_DATA_P13 IDE_DATA_P14 IDE_DATA_P15
A
A
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
MCP51(3/6)SATA/PATA Size A3 Date:
5
4
3
2
Document Number
Rev
SHIBA Monday, February 20, 2006
SA Sheet
1
19
of
44
4 3
3
3D3V_S5 3D3V_S0
14 DDC_VGA_5V_CLK 14 DDC_VGA_5V_DAT
1 2
15 DDC_LVDS_3D3V_CLK 15 DDC_LVDS_3D3V_DAT
10KR2J-3-GP DDC_LVDS_3D3V_DAT DDC_LVDS_3D3V_CLK
DY
R150 1 1 R154
2 2
R181
USB1_P USB1_N
R183
USB2_P USB2_N
R185
USB3_P USB3_N
R186
USB4_P USB4_N
R187
USB5_P USB5_N
R190
USB6_P USB6_N
R191
USB7_P USB7_N
R195
R180
U45A
1 3
CLK32_G792 23
MCP_SUS_CLK# 2 TSAHCT08PWR-1GP
R182
R184
1 1
2 15KR2J-1-GP 2 15KR2J-1-GP
1 1
2 15KR2J-1-GP 2 15KR2J-1-GP
1 1
2 15KR2J-1-GP 2 15KR2J-1-GP
1 1
2 15KR2J-1-GP 2 15KR2J-1-GP
1 1
2 15KR2J-1-GP 2 15KR2J-1-GP
1 1
2 15KR2J-1-GP 2 15KR2J-1-GP
1 1
2 15KR2J-1-GP 2 15KR2J-1-GP
1 1
2 15KR2J-1-GP 2 15KR2J-1-GP
D
1 R152
ACZ_RST# ACZ_SYNC SPDIF0
2 SC33P50V2JN-3GP DDC_VGA_CLK
DDC_VGA_CLK_R DDC_VGA_DAT_R DDC_LVDS_CLK_R DDC_LVDS_DAT_R
DDC_LVDS_CLK
1 R151
2 SC33P50V2JN-3GP
1 R153 TV_LOAD_TEST
3D3V_S0
2 100KR2J-1-GP
1
12 TV_LOAD_TEST
T26
C301 SCD01U50V2ZY-1GP
1 R115
MCP_TV_EN 2 22KR2J-GP
1 R351
RGMII_RESET# 2 4K7R2J-2-GP
15 LCDVDD_ON 30 BL_ON 15 LBKLT_CRTL
2
3D3V_S0
SRN10KJ-4-GP RN58 3D3V_S5 D22 3D3V_RTC_S5
BAT
1 R204 1KR2J-1-GP
2
RTC1 ACES-CON3-1-GP 4
2
2
BAT54C-7-F-GP
RTC_AUX_S5
SC4D7U10V5ZY-3GP
C345
AB26 AB25
USB1_P 29 USB1_N 29
USB2_P USB2_N
AA26 AA25
USB2_P 24 USB2_N 24
USB3_P USB3_N
Y26 Y25
USB3_P 32 USB3_N 32
USB4_P USB4_N
W 26 W 25
USB4_P 24 USB4_N 24
USB5_P USB5_N
V24 V23
USB5_P 24 USB5_N 24
USB6_P USB6_N
V26 V25
USB6_P 27 USB6_N 27
USB7_P USB7_N
T22 T23
USB7_P 32 USB7_N 32
AC_RESET# AC_SYNC/GPIO
SPDIF0/GPIO
DDC_CLK0 DDC_DATA0 DDC_CLK1/GPIO DDC_DATA1/GPIO HPLUG_DET0/GPIO
D24 C25 C24
LCD_PANEL_PW R/GPIO LCD_BKL_ON/GPIO LCD_BKL_CTL/GPIO
C571 SCD1U16V2ZY-2GP
LLB# 2 10KR2J-3-GP
B25 B24 E22 G22 A25
B22 A22
R371
3
R192
R194
R193
3D3V_S0
SMBD_MCP MCP_THERM# 1 R200
2
3D3V_S0
3
DY
SMBC_MCP
USB_OC#0/GPIO USB_OC#1/GPIO USB_OC#2/GPIO USB_OC#3/GPIO USB_RBIAS_GND
Y24 Y23 U22 V22
USB_OC0# USB_OC2_3# USB_OC4_5# NEW_OC#
AD25
USB_RBIAS_GND 1 R374
DY
+1.5V_PLL_LEG +3.3V_PLL_LEG
8 7 6 5 SRN10KJ-4-GP
2 732R2F-GP
SLP_S#5 SLP_S#3 PW RGD_SB PW RGD FANRPM/GPIO FANCTL0/GPIO FANCTL1/GPIO TEST_MODE_EN
C26 F24 B26 N22 L21 J25 K26 D25
KA20GATE INTRUDER# ECSCI# MCP_RI# MCP_SPKR PWRBTN#_MCP MCP_SIO_PME# KBRCIN# PCIE_WAKE# SMBC_MCP SMBD_MCP SMBC_MCP_1 SMBD_MCP_1 MCP_SMB_ALERT#
4 3
SRN2K7J-3-GP
3D3V_S5 MCP_SMB_ALERT# 1 R392
2 2K7R2J-GP RN62
KA20GATE 30 KA20GATE 1 KBRCIN# 1 MCP_SPKR 33 PWRBTN#_MCP 30 ECSWI# 30 KBRCIN# 30 PCIE_WAKE# 27,29,30 ECSWI# 1 SMBC_MCP 7 SMBD_MCP 7 SMBC_MCP_1 27,29 SMBD_MCP_1 27,29
1 MCP_RI# 2 MCP_RSTBTN# 3 PCIE_WAKE# 4
TP33 TPAD28 TP34 TPAD28
8 7 6 5 SRN10KJ-4-GP
TP36 TPAD28
3D3V_RTC_S5
3D3V_S5
3D3V_RTC_S5 MCP_SUS_CLK# MCP_THERM# MCP_RSTBTN#
INTRUDER# 1 R381
2 51KR2-GP
PM_SLP_S5# 16,30,40 PM_SLP_S3# 29,30,35,38,39,41 PM_RSMRST# 30 SYS_PWRGD 5,23
PM_SLP_S3# SYS_PWRGD
MCP_TEST_EN 1 R379
R396 4K7R2J-2-GP
ECSCI# 30
2 1KR2J-1-GP
SCD1U16V2ZY-2GP
SMBC_MCP
1
2
1
2
1
2
1
2
C655 SMBD_MCP C656 SMBC_MCP_1 C657 SMBD_MCP_1 C658
DUMMY-C2 DUMMY-C2 DUMMY-C2
A
DUMMY-C2
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
MCP51(4/6)USB HDAUDIO Size A3 Date:
5
4
B
1
+1.5V_PLL_USB +3.3V_PLL_USB
J22 A24 M26 M25 E26 D23 M23 J21 AC3 H1 H2 M21 L25 M22 A23 J26 N21 K25 F21
4 3
SRN2K7J-3-GP RN60 1 2
NEW_OC# 29
A20GATE/GPIO INTRUDER# EXT_SMI#/GPIO RI#/GPIO SPKR PW RBTN# SIO_PME#/GPIO KBRDRSTIN#/GPIO PE_W AKE# SMB_CLK0/GPIO SMB_DATA0/GPIO SMB_CLK1/GPIO SMB_DATA1/GPIO SMB_ALERT#/GPIO +3.3V_VBAT BUF_SIO_CLK SUS_CLK/GPIO THERM#/GPIO RSTBTN#
1 2
SMBC_MCP_1 SMBD_MCP_1
RN56
1 2 3 4
C
2 4K7R2J-2-GP RN29
SMBC_MCP SMBD_MCP
3D3V_S5
1 BAV99TPT-GP
LID#/GPIO SLP_DEEP# V3P3_DEEP LLB# RTC_RST#
MCP51NA2-GP C570 C561 SCD01U50V2ZY-1GP
2
1 2
1 C558
2
C560
SCD1U16V2ZY-2GP
1 2
C557 SC1U10V3ZY-6GP
1
0R0603-PAD
SCD1U16V2ZY-2GP
DDC_VGA_CLK_R DDC_LVDS_CLK_R
Y21 AD26
13D3V_PLL_USB_S0
2
1 DDC_VGA_CLK DDC_LVDS_CLK
2
C556 SCD1U16V2ZY-2GP
R189
2
BAV99TPT-GP
5 2
R188
D30
GPIO_1/SLAVE_READY4POW ERDOW N GPIO_2/CPU_SLP# GPIO_3/CPU_CLKRUN# GPIO_4/AGPSTP#/SUS_STAT# GPIO_5/SYS_SHUTDOW N# GPIO_6/NFERR#/SYS_PERR# GPIO_7/FERR#/SYS_SERR# GPIO_8/CR_VID0 GPIO_9/CR_VID1 GPIO_10/CR_VID2 GPIO_11/CPU_VID0 GPIO_12/CPU_VID1 GPIO_13/CPU_VID2 GPIO_14/CPU_VID3 GPIO_15/CPU_VID4 GPIO_16/CPU_VID5
C573 SCD1U16V2ZY-2GP 1D5V_S0
3D3V_PLL_SP_SS_S0
3D3V_S0
USB0_P 16 USB0_N 16
D31 3D3V_S0
1
1
2
2 MCP_LID#_GPIO 10KR2J-3-GP
1 R203
R395 1 RTC_RST# 2 51KR2F-L-GP
1 R380 1
3
USB1_P USB1_N
1
2
1
USB0_P USB0_N
AC_SDATA_OUT0/GPIO AC_SDATA_IN0/GPIO AC_SDATA_IN1/GPIO AC_SDATA_IN2/GPIO
AF9
J4 J3 J5 R465 RGMII_RESET#_MCP 1 2 AE2 28 RGMII_RESET# 0R0402-PAD K5 J2 12 MCP_TV_EN J1 29 NEW_SHDN# VCORE_VID0 AC9 39 VCORE_VID0 VCORE_VID2 AB9 39 VCORE_VID1 TP18 1 AA9 MCP_VID0 P24 TPAD30 MCP_VID1 P25 1 4 RN59 MCP_VID2 P22 2 3 MCP_VID3 P26 SRN10KJ-5-GP MCP_VID3 MCP_VID4 R25 1 8 MCP_VID4 MCP_VID5 P23 2 7 MCP_VID2 3 6 4 5
3D3V_AUX_S5
B
AE10 AF10 AA10 AB10
AC97_CLK AC_BITCLK
1
R399 33 10KR2J-3-GP
AC26 AC25
2
R390 10KR2J-3-GP 2
1 2
2
R377
R22 1 2ACZ_BITCLK_R U26 ACZ_BITCLK 22R2J-2-GP R196 T25 33 ACZ_SDATAOUT R26 33 ACZ_SDATAIN0 T24 RN57 U21 1 4 2 3 U25 R21 SRN10KJ-5-GP 33 33
A
USB0_P USB0_N
3 OF 7
DY
1 2 3
33R2J-2-GP DDC_LVDS_CLK DDC_LVDS_DAT_R 33R2J-2-GP
1
U28C
MCP_SPKR R197 10KR2J-3-GP
C
33R2J-2-GP DDC_VGA_CLK 2 DDC_VGA_DAT_R 2 33R2J-2-GP PM_SLP_S3#
1 1
R397
10KR2J-3-GP 2
DY
10KR2J-3-GP 2
33
MCP_SUS_CLK#
1
D
ACZ_RST# SPDIF0
2
DY 2
33
R391
1
R376 10KR2J-3-GP 2
R198 10KR2J-3-GP
1
1
1
RN32 SRN4K7J-8-GP
2
5V_S5
R156 1 1 R155
14
4
3D3V_S0
7
5
3
2
Document Number
Rev
SHIBA Monday, February 20, 2006
SB Sheet
1
20
of
44
5
4
3
2
1
D
D U28D RN48 28 28 28 28
RGMII_TXD0 RGMII_TXD1 RGMII_TXD2 RGMII_TXD3
RGMII_TXD0 RGMII_TXD1 RGMII_TXD2 RGMII_TXD3
1
28 28 28 28 28 28
RGMII_TXD0_R RGMII_TXD1_R RGMII_TXD2_R RGMII_TXD3_R
4 OF 7
RGMII_TXCLK_R RGMII_TXCTL_R
4 3
SRN0J-6-GP
RGMII_RXD0 RGMII_RXD1 RGMII_RXD2 RGMII_RXD3 CLK_LAN_RX RGMII_RX_CTL RGMII_VREF
AE7 AF6 AB6 AA6 AA7 AB7
RGMII_TD0/MII_TXD0 RGMII_TD1/MII_TXD1 RGMII_TD2/MII_TXD2 RGMII_TD3/MII_TXD3 RGMII_TXC/MII_TXCLK RGMII_TX_CTL/MII_TXEN
AF7 AF8 AD7 AB8 AC7 AE8
RGMII_RD0/MII_RXD0 RGMII_RD1/MII_RXD1 RGMII_RD2/MII_RXD2 RGMII_RD3/MII_RXD3 RGMII_RXC/MII_RXCLK RGMII_RX_CTL/MII_RXDV
AF4
MII_VREF
AF5 AE6 AD3 AC4 AF2 AE5 AA8
MII_MDC MII_MDIO MII_RXER/GPIO MII_COL MII_CRS MII_PW RDW N/GPIO MII_INTR/GPIO
NC#E19 NC#D12 NC#E12 NC#E25 NC#AE9
E19 D12 E12 E25 AE9
XTALIN XTALOUT
E21 D22
1
3D3V_S5
1
MII_PWRDWN
1
MII_INTR
AC5
R464
2D5V_LAN_S5
1
C XTALIN_25M XTALOUT_25M
1 R492 2 0R0402-PAD
X2
1
2
1
TP17 TPAD28 TP19 TPAD28
BUF_25MHZ
C334 SC12P50V2JN-3GP
2
1
RGMII_MDIO_MCP51
XTAL-25MHZ-67GP C333 SC12P50V2JN-3GP
2
28 RGMII_MDC
2
2
R136 1K47R2F-GP
2
1
2
R137 2K4R2F-GP
C
8 7 6 5
SRN0J-4-GP RN49 1 2
28 CLK_LAN_TX 28 RGMII_TX_CTL
3D3V_S5
C304 SCD1U16V2ZY-2GP
1 2 3 4
1
10KR2J-3-GP R352 1K5R2J-3-GP
2 Q12 FDV301N-NL-GP D
1D5V_S5
C22 B23
XTALIN_RTC XTALOUT_RTC X3 X-32D768KHZ-39GP 1 4
1
MCP51NA2-GP
2
C302 C343 SC18P50V2JN-1-GP
1
XTALIN_RTC XTALOUT_RTC
2
3 2
+1.2V_PLL_MAC_DUAL +3.3V_PLL_MAC_DUAL
1
1 2
C303 SCD1U16V2ZY-2GP
1 2
C300 SC1U10V3ZY-6GP
1 2
C503 SCD1U16V2ZY-2GP
1 2
C526 SC1U10V3ZY-6GP
C504 SCD1U16V2ZY-2GP
0R0603-PAD
AE4 AB5
3D3V_PLL_MAC_S5
1
1 2
C525 SCD1U16V2ZY-2GP
B
1
2
2
3D3V_S5
2
R366
SCD1U16V2ZY-2GP
G
R353
D
S
28 RGMII_MDIO
CLK25_MII_R 2 22R2J-2-GP
1
28 CLK25_MII
B
C344 SC18P50V2JN-1-GP
Change to 18P
A
A
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
MCP51(5/6)RGMII Size A3 Date:
5
4
3
2
Document Number
Rev
SHIBA Monday, February 20, 2006
SB Sheet
1
21
of
44
D
1D2V_S0
C1D5V_S5
B
A
U17 U16 U15 U12 U11 U10 T17 T10 R17 R10 M17 M10 L17 L10 K17 K16 K15 K12 K11 K10
U3 R3 N3 L3 W3
AE3 AF3
U28E
+1.2V +1.2V +1.2V +1.2V +1.2V +1.2V +1.2V +1.2V +1.2V +1.2V +1.2V +1.2V +1.2V +1.2V +1.2V +1.2V +1.2V +1.2V +1.2V +1.2V
+1.2V_HT +1.2V_HT +1.2V_HT +1.2V_HT +1.2V_HT
+1.2V_DUAL +1.2V_DUAL
MCP51NA2-GP
5
5 5 OF 7
+5V +5V
+3.3V +3.3V +3.3V +3.3V +3.3V +3.3V +3.3V
+3.3V_HT
+3.3V_DUAL +3.3V_DUAL +3.3V_DUAL +3.3V_DUAL
Y22 F12
AD21 AD17 AD13 AD9 C4 C12 C8
AD5
Y6 T21 P21 G21
5V_S0
C528
3D3V_S0
3D3V_S5
1
2
1
4
2
C515 SC1U10V3ZY-6GP
C546 C543
1 C541
2
1 R158 1 2 0R0402-PAD
C316
SC4D7U10V5ZY-3GP
1D5V_SP_S0
C317
4
1
2 SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
1
2 SCD1U16V2ZY-2GP
W 21 V21
C548
1
2 SCD1U16V2ZY-2GP
VOLTAGE = 1.5 V
C544
1
2 SC4D7U10V5ZY-3GP
F17 E17 F16 E16
E15 F15 1
2 SCD1U16V2ZY-2GP
+3.3V_USB_DUAL +3.3V_USB_DUAL
+1.5V_SP_A +1.5V_SP_A +1.5V_SP_A +1.5V_SP_A
+1.5V_SP_D +1.5V_SP_D 2 SCD1U16V2ZY-2GP
2
1
3
3 2
TOPSIDE
C545
SCD1U16V2ZY-2GP
1
5V_S0
2
2
MCP51 DECOUPLING
TOPSIDE
1
1D5V_S5
1
2
SCD1U16V2ZY-2GP
3D3V_S0
2
SCD1U16V2ZY-2GP
2
1
1
C565
2
1
SB
44
Rev
C566 SCD1U16V2ZY-2GP
U28F
MCP51NA2-GP
of
C335 SC4D7U10V5ZY-3GP
1
1D5V_S0
C564
SCD1U16V2ZY-2GP
1 C575
C567
2
2
SCD1U16V2ZY-2GP
1
1 C562
1
2
2
SCD1U16V2ZY-2GP
BACKSIDE CAVITY
2
SCD1U16V2ZY-2GP
3D3V_S5
SCD1U16V2ZY-2GP
1 C507
1
2
SCD1U16V2ZY-2GP
C21 C19 C17 C15 C13 E13 B12 A12
1
1
C540
SCD1U16V2ZY-2GP
2 SCD1U16V2ZY-2GP
C306
2
1
1
C305
SCD1U16V2ZY-2GP
2 SCD1U16V2ZY-2GP
C527
2
SCD1U16V2ZY-2GP
1
C514
SCD1U16V2ZY-2GP
2 C547
SCD1U16V2ZY-2GP 2
1
C511
C506
SCD1U16V2ZY-2GP
1
2
C513
C509 SCD1U16V2ZY-2GP 2
SCD1U16V2ZY-2GP
1
1 C505
1
2
C537
C535
SCD1U16V2ZY-2GP 2
1
SCD1U16V2ZY-2GP
1
C508
2
C530
SCD1U16V2ZY-2GP
1
2
SCD1U16V2ZY-2GP
MCP51 BACKSIDE DECOUPLING
2
SCD1U16V2ZY-2GP
1
2
C533
SCD1U16V2ZY-2GP
1
2
1 C559
2
SCD1U16V2ZY-2GP
1
2
SCD1U16V2ZY-2GP
C534
SCD1U16V2ZY-2GP
1
2
1D2V_S0
2
SCD1U16V2ZY-2GP
1
C529
SCD1U16V2ZY-2GP
1
2
BACKSIDE CAVITY
2
1
C531
SCD1U16V2ZY-2GP
1
C532
SATA_GND SATA_GND SATA_GND SATA_GND SATA_GND SATA_GND SATA_GND SATA_GND
2
C536
SATA_GND SATA_GND SATA_GND SATA_GND SATA_GND SATA_GND SATA_GND SATA_GND SATA_GND
N16 N15 N14 N13 N12 N11 N10 M16 M15 M14 M13 M12 M11 M3 L24 L16 L15 L14 L13 L12 L11 K14 K13 K3 J24 H3 G24 F3 E24 D3 C23 C11 C9 C7 C5 A26 A1 H5 H6 U4 R4 N4 L4 W4 L5 L6
C539
22
Wistron Corporation
1
Sheet
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
MCP51(6/6)POWER
Document Number
SHIBA
Monday, February 20, 2006
Title
Size A3
Date:
GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND
C538
2
F20 E18 D18 D16 E20 C18 C16 B21 A21
GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND
C342 SC4D7U10V5ZY-3GP
6 OF 7
AF26 AF1 AD22 AD20 AD18 AD16 AD14 AD12 AD10 AD8 AD6 AD4 AC24 AB3 AA24 Y3 W24 V3 U24 U14 U13 T16 T15 T14 T13 T12 T11 T3 R24 R16 R15 R14 R13 R12 R11 P17 P16 P15 P14 P13 P12 P11 P10 P3 N24 N17
1D5V_S0
C563
SCD1U16V2ZY-2GP
D
C
B
A
FAN1_VCC
*Layout* 15 mil 2
1
5V_S0
1
D12 MMBD4148-F-GP
R29 10KR2J-3-GP
3
C71 SC10U10V5ZY-1GP
1
2
2
1
5V_S0 C70 SCD1U16V2ZY-2GP
FAN1
2
5
1
3 2 1
FAN1_VCC
1
C39 SCD1U16V2ZY-2GP
2
2
C38 SC4D7U10V5ZY-3GP
2
1
FAN1_FG1
*Layout* 15 mil
C69 SC1KP50V2KX-1GP
4 ACES-CON3-1-GP
VCC DVCC
7 9 11
DXP1 DXP2 DXP3
15 13 3 2
ALERT# THERM# THERM_SET RESET#
FAN1 FG1 CLK SDA SCL NC#19
1 4 14 16 18 19
DGND DGND
5 17
SGND1 SGND2 SGND3
8 10 12
SMBD_G792 SMBC_G792
G792_DXP2
2
R59 100KR2F-L1-GP
V_DEGREE =(((Degree-72)*0.02)+0.34)*VCC
G792_DXN2
1 C441 SC2200P50V2KX-2GP
SENSE3
Q29 CH3904PT-GP
B E
5,20 SYS_PWRGD
2 G792_RST# 4K7R2J-2-GP
2
GAP-CLOSE
1
1
R58
SENSE2
G9
2
G792SFUF-GP
Q10 CH3904PT-GP
B C245 SC2200P50V2KX-2GP
C
G792_ALERT# V_DEGREE
1
Setting T8 as 85 Degree
THRM#
1
2
5,30
CLK32_G792 20
C
R60 66K5R3F-GP
E
6 20
1
1
2 200R2F-L-GP
C86 SC1U10V3ZY-6GP
2
5V_G792_S0
2
1 R61
U14
*Layout* 30 mil
DXP1:108 Degree DXP2:H/W Setting DXP3:88 Degree
1
3D3V_S0
Place near chip as close as possible
C72 SC2200P50V2KX-2GP
2
5
CPU_THERMDC
5
3D3V_S0
3
4 3
3D3V_S0
G792_ALERT#
2
RN5 SRN2K7J-3-GP
Q2 2N7002-8-GP
1 2
EC_RST#
S
30
D
1
2
G
R7 10KR2J-3-GP
CPU_THERMDA
SENSE1
1
2
R57 10KR2J-3-GP
1
5V_S0
U19 SMBD_G792
30,32 KBC_SCL1
4
3
5
2
6
1
KBC_SDA1 30,32
SMBC_G792
2N7002DW-7F-GP
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
Thermal/Fan Controllor Size Custom
Document Number
Date: Monday, February 20, 2006
Rev
SHIBA Sheet
SA 23
of
44
SATA HD Connector
CD-ROM CONNECTOR
3D3V_S0
5V_S0
23 1 2
SATA_TXN0_HDD 2 SCD01U16V2KX-3GP
3
1 2
1
SATA_TXP0_HDD 2 SCD01U16V2KX-3GP
1
1
4
C577
SATA_RXN0_HDD 2 SCD01U16V2KX-3GP
6 7
SATA_RXP0_HDD 2 SCD01U16V2KX-3GP
1
SATA_RXP0 19
C579
4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50
SIDE_D8 SIDE_D9 SIDE_D10 SIDE_D11 SIDE_D12 SIDE_D13 SIDE_D14 SIDE_D15
SATA_TXP0 19
C580
8
19 SIDE_DREQ 19 SIDE_IOR#
10
19 SIDE_DACK#
9 11 12 13
19 SIDE_A2 19 SIDE_CS#1
14 15 16 17
1
1
1
5V_S0
18 19
SYN-CONN22A-GP-U1
2
C584 SCD1U16V2ZY-2GP
22 24
SCD1U16V2ZY-2GP
2
21
C592
2
C585 SC10U10V5ZY-1GP
20
51 1
2
33 CD_AUDR
5
DY
3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 52
F2
5V_S0
C418 SCD1U16V2ZY-2GP
SIDE_IOW# 19 SIDE_IORDY 19 SIDE_IRQ15 19 SIDE_A1 19 SIDE_A0 19 SIDE_CS#0 19 CDROM_LED# 15 5V_S0
primary channel:low
7
5
1
1
2
2
C256
TSAHCT08PWR-1GP
TC14 SE100U16VM-L1-GP
USB 5V_USB2_S0
1 R102
USB
USB
2
1
DY
C466
SC1KP50V2KX-1GP
TR1 L-63UH-GP
PCIRST#_IDE
18 PCIRST#_IDE
SCD1U16V2ZY-2GP
1
USB
3
4
2
USB
USB_3-
2
FUSE-1D1A6V-8GP C257 SC4D7U10V5ZY-3GP
2 0R0402-PAD
20 USB5_N
100 mil
2 1
High limit under 2.5 mm
1 R26
20
1 R25
1 20
ACES-CON10-5-GP
USB_2-
2
1
R50 2 200R2J-L1-GP
1 USB_2+
SC47P50V2JN-3GP
DY
2
C63 SC47P50V2JN-3GP 2
SC47P50V2JN-3GP
C64
2
1 R49
1
1
1
1
DY
2 0R0402-PAD
11 30
NUM_LED
B
C
R1 R2
NUM_LED#
USB1
3 2 0R0402-PAD
1
1
1 C65
2
C265
2
5V_S0
DY
10 9 8 7 6 5 4 3 2
1 R101
SC47P50V2JN-3GP
4
3
USB_3USB_3+ USB_2USB_2+
C266 SC47P50V2JN-3GP
DY DY
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
E
Q5 PDTC124EU-1-GP
USB2
USB_7+
USB2_P
12 TR2 L-63UH-GP
2 3 4 5 7
DY 4
2 0R0402-PAD
20 USB4_P
8 6 1 TR5 L-63UH-GP
5V_USB1_S0
1 R24
SKT-USB-131-GP-U
USB_7-
2 0R0402-PAD
20 USB4_N
USB
2 0R0402-PAD
USB2_N
USB_3+
20 USB5_P
RSTDRV#_5
6
F3
2
19
4 5V_USB2_S0
1
DY
SIDE_D[15..0]
U45B
14
1 2
FUSE-2A8V-3GP
DY
33
USB PORT
100 mil
2
C80 SC47P50V2JN-3GP
33
CD_AGND
5V_S5 5V_USB1_S0
1
CD_AUDL
TYCO-CONN50-4R-GP
100 mil
5V_S0
RSTDRV#_5 SIDE_D7 SIDE_D6 SIDE_D5 SIDE_D4 SIDE_D3 SIDE_D2 SIDE_D1 SIDE_D0
2
19 SATA_RXN0
R419 2 4K7R2J-2-GP
CDROM1
SCD1U16V2ZY-2GP
HDD1
2
2
SCD1U16V2ZY-2GP
2 1
C578
C523
SC10U10V5ZY-1GP
C524 C313
SC10U10V5ZY-1GP
C312
19 SATA_TXN0
CDROM_LED# 1
1
1
5V_S0
Title Size A3 Date:
HD/CDROM Document Number
Rev
SHIBA Saturday, March 04, 2006
SA Sheet
24
of
44
5
4
1394
3D3V_S0
1394 1394 1394 1394
R440 10KR2J-3-GP
1394
2
1 2
1394
C611 SCD1U16V2ZY-2GP
18 18 18 18 18 18 18
2
R5C834_IDSEL R441
1394
GBRST# 18 PCIRST# 18 PCI_CLK
SHIELD GND
124 123 23 24 25 26 29 30 31
REQ# GNT# FRAME# IRDY# TRDY# DEVSEL# STOP# PERR# SERR#
71 119
GBRST# PCIRST#
121
PCICLK PME#
R429
4 13 22 28 54 62 63 68 118 122
AGND1 AGND2 AGND3 AGND4 AGND5
99 102 103 107 111
HW SPND#
69
R5C832_HWSPND#
MSEN
58
R5C832_MSEN
XDEN
55
R5C832_XDEN
UDIO5
57
R5C832_UDIO5 1 R453
UDIO3 UDIO4
65 59
R5C832_UDIO3 R5C832_UDIO4
UDIO2
56
UDIO1
60
UDIO0/SRIRQ#
72
1394
2
2
3D3V_S0
RN67
2 3D3V_S0 100KR2J-1-GP
1394
1 2 3 4
8 7 6 5 SRN10KJ-4-GP
1394 INT_SERIRQ_CR
1 R439 2 0R0402-PAD
INTA#
115
PCI_INTW#
INTB#
116
PCI_INTX# 18
INT_SERIRQ
B
18,30
18
1394 : INTA# 4in1 : INTB# 66
TEST
R5C832_TEST
CLKRUN# R451 100KR2J-1-GP
DY
1394
1 2
2
R452 4K7R2J-2-GP
1394
PCI_CLK_T
A
C 3D3V_S0
R427 1KR2J-1-GP R5C832-1-GP
DY
1
1 GND1 GND2 GND3 GND4 GND5 GND6 GND7 GND8 GND9 GND10
2
PM_CLKRUN#_R5C832117
2
SCD01U50V2ZY-1GP
86
1
AD31 AD30 AD29 AD28 AD27 AD26 AD25 AD24 AD23 AD22 AD21 AD20 AD19 AD18 AD17 AD16 AD15 AD14 AD13 AD12 AD11 AD10 AD9 AD8 AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 PAR C/BE3# C/BE2# C/BE1# C/BE0# IDSEL
PCI / OTHER
125 126 127 1 2 3 5 6 9 11 12 14 15 17 18 19 36 37 38 39 40 42 43 44 46 47 48 49 50 51 52 53 33 7 21 35 45 8
C623 SC10U10V5ZY-1GP
1394 1394
VCC_ROUT1 VCC_ROUT2 VCC_ROUT3 VCC_ROUT4 VCC_ROUT5
1
1
1 R428 2 0R0402-PAD
D C615
VCC_MD
70
3D3V_S0 18,30 PM_CLKRUN#
VCC_3V
2
2
PCI_C/BE#3 PCI_C/BE#2 PCI_C/BE#1 PCI_C/BE#0 PCI_AD25 1 10R3J-3-GP
18 PCI_REQ#0 18 PCI_GNT#0 PCI_FRAME# PCI_IRDY# PCI_TRDY# PCI_DEVSEL# PCI_STOP# PCI_PERR# PCI_SERR#
VCC_RIN
67
1
1
3D3V_S0
61 16 34 64 114 120
PCI_AD31 PCI_AD30 PCI_AD29 PCI_AD28 PCI_AD27 PCI_AD26 PCI_AD25 PCI_AD24 PCI_AD23 PCI_AD22 PCI_AD21 PCI_AD20 PCI_AD19 PCI_AD18 PCI_AD17 PCI_AD16 PCI_AD15 PCI_AD14 PCI_AD13 PCI_AD12 PCI_AD11 PCI_AD10 PCI_AD9 PCI_AD8 PCI_AD7 PCI_AD6 PCI_AD5 PCI_AD4 PCI_AD3 PCI_AD2 PCI_AD1 PCI_AD0
18 PCI_AD[0..31]
PCI_PAR PCI_C/BE#3 PCI_C/BE#2 PCI_C/BE#1 PCI_C/BE#0
VCC_PCI1 VCC_PCI2 VCC_PCI3 VCC_PCI4 VCC_PCI5 VCC_PCI6
1394
C
18 18 18 18 18
10 20 27 32 41 128
C621 SCD01U50V2ZY-1GP
1394 1394
B
3D3V_S0
1 SCD01U50V2ZY-1GP
2
C624
SCD01U50V2ZY-1GP
2
C622
1
1 SCD47U16V3ZY-3GP
1394
C625
SCD01U50V2ZY-1GP 2
1394
C600
1
1394
1
1 2
SCD01U50V2ZY-1GP
1 1 2
2
DY
R5C832_VCCROUT
1
1 C602 SCD1U16V2ZY-2GP C616 SCD47U16V3ZY-3GP
2
2
1
3D3V_S0
2
C614
SCD01U50V2ZY-1GP
1
C610
2
C626 SCD01U50V2ZY-1GP
2
C627 SC10U10V5ZY-1GP
C603 SC10U10V5ZY-1GP
2
U67B
1
D
3
C601 SC10P50V2JN-4GP
A
DY
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
R5C832/PCI Size A3 Date:
5
4
3
2
Document Number
Rev
SHIBA Monday, February 20, 2006
Sheet
1
SA 25
of
44
D
1
95
XO
TPBN0
104
TPB0N
TPBP0
105
TPB0P
TPAN0
108
TPA0N
TPAP0
109
TPA0P
96
FIL0
1394 R421 2RICHO_REXT 10KR2F-2-GP
1
101
REXT
DLW21HN900SQ2LGP L14
TPB0+
1394
1 R119
2 0R0402-PAD
1 R147
2 0R0402-PAD
DY
3D3V_CARD
1 R423
MDIO15
89
XD_DATA5
MDIO14
91
XD_DATA4
MDIO13
90
SD/XD/MS_DATA3
MDIO12
93
SD/XD/MS_DATA2
MDIO11
81
SD/XD/MS_DATA1
28 38
MS_VCC MS_VCC
MDIO10
82
SD/XD/MS_DATA0
19
VCC
MDIO05
75
XD_WP#
3D3V_CARD
SD/XD/MS_CMD
83
XD_ALE
MDIO18
85
XD_CLE
MDIO02
78
XD_CE#
MDIO03
77
SD_WP#(XDR/B#)
MDIO00
80
SD_CD#
MDIO01
79
SD/XD/MS_CMD_1 SD/XD/MS_CLK_1
SD/XD/MS_DATA0_1 SD/XD/MS_DATA1_1 3D3V_S0 SD/XD/MS_DATA2_1 SD/XD/MS_DATA3_1
D33
XD_SW
6
1
5
R438 210KR2J-3-GP
4
3
R5C832_MDIO1 MS_INS#
SD/XD/MS_CLK
84
MDIO06
74
MDIO07
73
1
1394 TP32
SD_WP#(XDR/B#)
1394
1394
MC_PWR_CTRL_0 MS_LED#
SD_CD# SD_WP#(XDR/B#)
SD/XD/MS_CMD_1 SD/XD/MS_DATA0_1 MS_INS# SD/XD/MS_CLK_1 1 R436 2SD/XD/MS_CLK_1 0R0402-PAD SD/XD/MS_DATA3_1 TP40 R437 SD/XD/MS_DATA2_1 100KR2J-1-GP 1 CH731UPT-GP
76
1
88
TPAD30
RN65
1 2 3 4
8 7 6 5 SRN33J-3-GP
1394 A
XD_DATA4 XD_DATA5 XD_DATA6 XD_DATA7
2 8 7 6 5
SD/XD/MS_DATA0 SD/XD/MS_DATA1 SD/XD/MS_DATA2 SD/XD/MS_DATA3
1 R435
2
139433R2J-2-GP 1394
1
1
1394
3
1394 1394
1
2
1394
2 0R0402-PAD 3D3V_CARD
SD_VCC
CD ALE
2 7
XD_SW# XD_ALE
R/B# RE# CE# CLE W E# W P#
3 4 5 6 8 9
SD_WP#(XDR/B#) SD/XD/MS_CLK_1 XD_CE# XD_CLE SD/XD/MS_CMD_1 XD_WP#
D0 D1 D2 D3 D4 D5 D6 D7
11 12 13 14 15 16 17 18
SD/XD/MS_DATA0_1 SD/XD/MS_DATA1_1 SD/XD/MS_DATA2_1 SD/XD/MS_DATA3_1 XD_DATA4_1 XD_DATA5_1 XD_DATA6_1 XD_DATA7_1
SD_CO2 SD_CO1
51 50
SD_CD#
SD_3P SD_6P SD_7P SD_8P
49 48 47 46
MS_VSS
25
SD_VSS SD_VSS
33 24
GND GND GND GND GND GND GND GND
1 20 40 10 43 52 53 54
SD_CMD SD_CLK
23 22 41 39
SD_DAT0 SD_DAT1 SD_DAT2 SD_DAT3
42 21
SD_CD_DETECT SD_W P_PROTECT
45 44
SD_W P1 SD_W P2
26 30 34 37
MS_BS MS_SDIO MS_INS MS_SCLK
35 32 29
MS_RESERVED#MS_7 MS_RESERVED#MS_5 SD_I/O NP1 NP2 NP3 NP4 NP5 NP6
SD_4
SD_VCC
MS_9 SD/XD/MS_DATA1_1 MS_3
MS_VCC MS_VCC
XD_19
SD_2 SD_5
SD_CMD SD_CLK
SD/XD/MS_DATA0_1 SD/XD/MS_DATA1_1 SD/XD/MS_DATA2_1 SD/XD/MS_DATA3_1
SD_7 SD_8 SD_9 SD_1
SD_DAT0 SD_DAT1 SD_DAT2 SD_DAT3
SD_CD# SD_CD2 SD_WP#(XDR/B#)SD_W P2
SD/XD/MS_CMD_1 MS_2 SD/XD/MS_DATA0_1 MS_4 MS_INS# MS_6 SD/XD/MS_CLK_1 MS_8 SD/XD/MS_DATA0_1 SD/XD/MS_DATA1_1
VCC
SD/XD/MS_CMD_1 SD/XD/MS_CLK_1
SD/XD/MS_DATA3_1 MS_7 SD/XD/MS_DATA2_1 MS_5
NP1 NP2 NP3 NP4
D0 D1 D2 D3 D4 D5 D6 D7
XD_11 XD_12 XD_13 XD_14 XD_15 XD_16 XD_17 XD_18
MS_VSS MS_VSS
MS_1 MS_10
SD_VSS SD_VSS
SD_3 SD_6
SD_CD_DETECT SD_W P_PROTECT
MS_BS MS_SDIO MS_INS MS_SCLK MS_RESERVED#MS_7 MS_RESERVED#MS_5 NP1 NP2 NP3 NP4
XD_1 XD_3 XD_4 XD_5 XD_6 XD_7 XD_8 XD_9
SD_WP#(XDR/B#) SD/XD/MS_CLK_1 XD_CE# XD_CLE XD_ALE SD/XD/MS_CMD_1 XD_WP# SD/XD/MS_DATA0_1 SD/XD/MS_DATA1_1 SD/XD/MS_DATA2_1 SD/XD/MS_DATA3_1 XD_DATA4_1 XD_DATA5_1 XD_DATA6_1 XD_DATA7_1
GND GND
SD_CD1 SD_W P1
GND GND
XD_2 XD_SW# XD_10
GND GND GND
GND1 GND2 GND3
2
TAI-CON43-GP-U1
1
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
DY
Title
R5C832/IEEE1394/SD Size A3
Document Number
Date: Monday, February 20, 2006 C
CD R/B# RE# CE# CLE ALE W E# W P#
1394
SD/XD/MS_CMD
B
TPB0P TPB0N 5K11R2F-L1-GP 2
2 1 56R2J-4-GP 1394_TPB1_R 2 1 2 C596 56R2J-4-GP SC270P50V2JN-2GP
SKT-MEMO-15-GP-U1
SRN33J-3-GP SD/XD/MS_CMD_1
36 27
NP1 NP2 NP3 NP4 NP5 NP6
TPAD28
1394
15 MS_LED#
TPBIAS0 TPA0P TPA0N
CARD1
SD/XD/MS_DATA1_1
MDIO19
1 R148
1 R424
1394 CLOSE TO CHIP
CARD2
31
MDIO08
1 2 3 4
1394
1394 1394
RN66 XD_DATA4_1 XD_DATA5_1 XD_DATA6_1 XD_DATA7_1
2
SCD1U16V2ZY-2GP
XD_DATA6
R5C832-1-GP
SD/XD/MS_DATA0_1 SD/XD/MS_DATA1_1 SD/XD/MS_DATA2_1 SD/XD/MS_DATA3_1
1
1 2
2
MDIO16
RSV
1394
SCD1U16V2ZY-2GP
XD_DATA7
1394
DLW21HN900SQ2LGP L15
C519 SC2D2U10V3ZY-1GP
92
MDIO04
1
C520
87
MDIO09
97
TPB0-
MDIO17
1
2
C522
2
C586 SCD1U16V2ZY-2GP
GUARD GND
1
VREF
1394
2
100
1
RICHO_VREF 2 C595 SCD01U50V2ZY-1GP
1
R425 56R2J-4-GP
1394
R422
1394 3
C599R426 56R2J-4-GP 2
TPA0+
1
1394 C597
SKT-1394-4P-13GP
1394 2
1
2
2 0R0402-PAD
DY
3
2 C593 RICHO_FILO SCD01U50V2ZY-1GP
1
IEEE1394/SD
1394
1394 4
1 R120
1394
4 3 2 1
TPA TPA* TPB TPB*
For SD Card Power
1394
1394
TPA0-
VG#5 VG#6 VG#7 VG#8
2
C521 SCD1U16V2ZY-2GP R365 10KR2J-3-GP
1394
1394
IEEE1
5 6 7 8
1
MC_PWR_CTRL_1
1
1394_XO 2 C612 SC15P50V2JN-2-GP
4
Reserve R547,R548,R550,R551 for co-layout
C598 SCD01U50V2ZY-1GP
XI
2
1394
5
AAT4610AIGV-GP
2
94 X6 X-24D576MHZ-52GP
1394
R364 15KR2J-1-GP
IN ON#
2
TPBIAS0
113
TPBIAS0
OUT GND SET
4
1394_XI 2 C613 SC15P50V2JN-2-GP
1
1
1 2 3
SDPWR_SET
SCD01U50V2ZY-1GP 1
1394
GUARD GND
C594
20mil
C518
3
C604
2
1394
1394
98 106 110 112
AVCC_PHY1 AVCC_PHY2 AVCC_PHY3 AVCC_PHY4
1394
1394 1
2N7002DW-7F-GP 4
1 2 L26 MLB-160808-18-GP
3D3V_PHY
2
1
R363
U67A
SCD1U16V2ZY-2GP
MC_PWR_CTRL_16
MC_PWR_CTRL_0
1
2
2
5
SC10U10V5ZY-1GP
MS_INS#
3D3V_PHY
4
3D3V_S0
1
1
XD_SW
2
3
SC1U10V3ZY-6GP
4
10KR2J-3-GP 2
XD_SW#
E
3D3V_S0
U63
SCD33U10V3KX-2GP 2
3D3V_CARD
1
C
1
B
2
A
U66
D
Rev
SHIBA Sheet E
SA 26
of
44
A
B
C
D
E
Mini Card Connector Mini Card Connector 2
Mini Card Connector 1
3D3V_S5
3D3V_S0
1D5V_S0 MINI1
4
4
1.5V
5V_AUX_S5
3
29 29
E51_TXD E51_RXD
5V_S0
TP22 TP21 TP23
1 1 1
MINI2_LED_WW# MINI2_LED_WL# MINI2_LED_WP#
2
3.3V
28 48
+1.5V +1.5V
PETN0 PETP0
31 33
24
+3.3VAUX
USB_DUSB_D+
36 38
RESERVED#3 RESERVED#5 RESERVED#8 RESERVED#10 RESERVED#12 RESERVED#14 RESERVED#16 RESERVED#17 RESERVED#19 RESERVED#20 RESERVED#37 RESERVED#39 RESERVED#41 RESERVED#43 RESERVED#45 RESERVED#47 RESERVED#49 RESERVED#51
SMB_CLK SMB_DATA
30 32
W AKE# CLKREQ# PERST#
1 7 22
GND GND GND GND GND GND GND GND GND GND GND GND GND GND
4 9 15 18 21 26 27 29 34 35 40 50 53 54
LED_W W AN# LED_W LAN# LED_W PAN#
USB_6USB_6+
32 WL_PRIORITY
1 R315
2COEX2_WLAN_ACTIVE 0R0402-PAD
32 BT_PRIORITY
1 R305
2 COEX1_BT_ACTIVE 0R0402-PAD
SMBC_MCP_1 20,29 SMBD_MCP_1 20,29 MINI2_WAKE# MINI2_CLKREQ# MINI2_PERST#
1 1 1
TP10 TPAD30 TP11 TPAD30 TP20 TPAD30
30 WIFI_RF_EN#
TPAD30 31 MINI3
TP6
WLANONLED
1
LED_WWAN#
1
LED_WPAN#
24
+3.3VAUX
3 5 8 10 12 14 16 17 19 20 37 39 41 43 45 47 49 51
RESERVED#3 RESERVED#5 RESERVED#8 RESERVED#10 RESERVED#12 RESERVED#14 RESERVED#16 RESERVED#17 RESERVED#19 RESERVED#20 RESERVED#37 RESERVED#39 RESERVED#41 RESERVED#43 RESERVED#45 RESERVED#47 RESERVED#49 RESERVED#51
42 44 46
LED_W W AN# LED_W LAN# LED_W PAN#
TPAD30 TP7
2 SKT-MINI52P-3-GP
1
NP1 NP2
18,30,31 LPC_LAD[0..3]
+3.3V
23 25
PCIE_RXN2 11 PCIE_RXP2 11
PETN0 PETP0
31 33
USB_DUSB_D+
36 38
SMB_CLK SMB_DATA
30 32
W AKE# CLKREQ# PERST#
1 7 22
GND GND GND GND GND GND GND GND GND GND GND GND GND GND
4 9 15 18 21 26 27 29 34 35 40 50 53 54
DY DY
PCIE_TXN2 11 PCIE_TXP2 11
2
+3.3V
52
PERN0 PERP0
C81 SC47P50V2JN-3GP
1
+1.5V +1.5V
52
42 44 46
23 25
NP1 NP2
TPAD30 TPAD30 TPAD30
PERN0 PERP0
3.3V
28 48
3 5 8 10 12 14 16 17 19 20 37 39 41 43 45 47 49 51
13 11
CLK_PCIE_2 11 CLK_PCIE_2# 11
C114 SC47P50V2JN-3GP
SMBC_MCP_1 SMBD_MCP_1 PCIE_WAKE#_MINI 1 2 R314 0R0402-PAD
PCIE_WAKE# 20,29,30 MINI_CLKREQ# 11 PCIE_RST# 11
3
1 R146
3 20
2 0R0402-PAD USB_6-
USB6_N
1
SKT-MINI52P-3-GP EXPRESSCARD-3P-GP-U
2
2
REFCLK+ REFCLK-
1.5V
13 11
NP1 NP2
6
REFCLK+ REFCLK-
2
6 MINI2
1
3D3V_S0 1D5V_S0
NP1 NP2
3D3V_S5
2
1D5V_S0
3D3V_S5
20
2 0R0402-PAD
1 C553 SCD1U16V2ZY-2GP
1
3D3V_S5
1
1
C431
2
C420
2
C178
SC10U10V5ZY-1GP
2
1
1D5V_S0
SCD1U16V2ZY-2GP
C419 SC10U10V5ZY-1GP
2
1
3D3V_S0
SCD1U16V2ZY-2GP
2
1 SCD1U16V2ZY-2GP
2
C554
SC10U10V5ZY-1GP
1 C328
2
C327 SCD1U16V2ZY-2GP
1 2
1 2
2
USB_6+
1 R166 C555 SC10U10V5ZY-1GP
DY
USB6_P
2
3D3V_S0
3
4
TR6 L-63UH-GP
C432 SCD1U16V2ZY-2GP
1
1
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
MINI CARD CONN . Size A3
Document Number
Rev
SHIBA
Date: Thursday, February 23, 2006 A
B
C
D
SA Sheet E
27
of
44
5
4
3
2
1
Hardware Configuration: See config _0:4 1. 2. 3. 4. 5.
E1116 use external 2.5V single power supply. 1.8V create by PNP and 1.2V use internal reg.
D
PHY address:00001 ENA_XC:Enable Auto-Crossover RGMII_TX:Transmit clock not internally delayed RGMII_RX:Receive clock transition when data transitions RGMII_RXD0_R RGMII_RX_CTL_R Advertise all capabilities
RN31
1 2
4 3
RGMII_RXD0 21 RGMII_RX_CTL 21
D
SRN0J-6-GP
RN30
PHY_VREF
1 2
2
G18
LED1000
2D5V_LAN_S5 GAP-CLOSE-PWR
GIGA
U23
2 1D2V_LAN_S5
VSS
1D8V_LAN_S5
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
LED100 VSS
1 SCD1U16V2ZY-2GP
2
C498
SCD1U16V2ZY-2GP
1 C294
2
1 2
SCD1U16V2ZY-2GP
2D5V_LAN_S5
LED1000
29 LED1000
29 LED100 29 LED10 20 RGMII_RESET# TP4 TPAD30
LED100 LED10
1
1D8V_LAN_S5 2D5V_LAN_S5
2D5V_LAN_S5
3016:4K7 5% 1116: NC 29
LAN_TDO LAN_TDI LAN_TCK LAN_TMS LAN_X2 LAN_X1
LAN_RSET
3016:2K 1% 1116: 4K99 1%
1 EPAD
B
65
2
R133 2KR2F-3-GP
29 29
MDI2MDI2+
29 29
MDI1+ MDI1-
29 29
1 2
A
GIGA
2 MID3X
49D9R2F-GP
R106
1
GIGA2
49D9R2F-GP
49D9R2F-GP
R105
C292 SCD01U50V2ZY-1GP
GIGA
3
CLOSE TO LAN CHIP
1
1 2
C496 SCD01U50V2ZY-1GP
GIGA
MID2X
1
49D9R2F-GP
R132
2
2
C495 SCD01U50V2ZY-1GP
GIGA2
2 1
1
MID1X
49D9R2F-GP
R349 R131
2
R348
1
1
R350
1
MDI3-
1
MDI3+
MDI2-
1
SCD1U16V2ZY-2GP
MDI2+
MDI1-
R347 49D9R2F-GP
4
MDI0+ MDI0-
1
10/100
MDI1+
MID0X
5
RGMII_MDC 21 1D2V_LAN_S5 2D5V_LAN_S5 RGMII_MDIO 21 1 TP16 TPAD30 1 TP14 TPAD30 1 TP15 TPAD30 1 TP13 TPAD30 1D2V_LAN_S5 1 R149 TP41 CLK25_MII TPAD28 21 1 2 0R0402-PAD 2D5V_LAN_S5
2
MDI0-
49D9R2F-GP
GIGA
29
LAN_CTRL_18 R107 1 4K7R2J-2-GP MDI3MDI3+
MDI0+
2
GIGA
C271
2
1 SCD1U16V2ZY-2GP
2
C277
SCD1U16V2ZY-2GP
1 C501
2
C500
2
GIGA
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
10/100
SCD1U16V2ZY-2GP
1 2
SCD1U16V2ZY-2GP
2
C298
CTRL18 NC#18 MDI_N_3 MDI_P_3 AVDD21 AVDD22 MDI_N_2 MDI_P_2 MDI_N_1 MDI_P_1 AVDD27 AVDD28 AVDD29 MDI_N_0 MDI_P_0 TSTPT
10/100
2
GIGA
1D8V_LAN_S5 88E1116-GP
Bypass cap can share. User check it by layout consideration.
A
MDC DVDD47 VDDO46 MDIO TDO TDI TCK TMS DVDD40 XTAL_2 XTAL_1 AVDDC37 HSDAC_P HSDAC_N AVDDC34 RSET
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
SCD1U16V2ZY-2GP
2D5V_LAN_S5
2
C275
2
SCD1U16V2ZY-2GP
2
SCD1U16V2ZY-2GP
2
C295
1
1 C299
2
2
SCD1U16V2ZY-2GP
C276
SCD1U16V2ZY-2GP
1
1D2V_LAN_S5
R108 4K7R2J-2-GP
1
1
1 C272
2
SCD1U16V2ZY-2GP
2 1 SCD1U16V2ZY-2GP
2
C502 SCD1U16V2ZY-2GP
1
1
B
C274
CONFIG_1 CONFIG_2 CONFIG_3 CONFIG_4 DVDD5 LED_0 VDDO7 LED_1 LED_2 RESETn TRSTn DIS_REG12 DVDD13 AVDDR14 AVDDR15 AVDDX
R134 10KR2J-3-GP
1
1D8V_LAN_S5
C273
LAN_TRST#
49D9R2F-GP
1 SCD1U16V2ZY-2GP
2
C499
2
C497
SCD1U16V2ZY-2GP
1
2D5V_LAN_S5
C293
C
1
GIGA
CONFIG_0 TX_CTRL TXD_3 TXD_2 TX_CLK TXD_1 TXD_0 VREF VDDOR56 RXD_3 RXD_2 RX_CLK VDDOR52 RXD_1 RXD_0 RX_CTRL
GIGA
3016: 71.88316.A03 2D5V_LAN_S5 1116: 71.88116.A03
1D8V_LAN_S5
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
1 2
1
2D5V_S5
R109 1KR2J-1-GP
RGMII_RX_CLK_R RGMII_RX_CTL_R
21 CLK_LAN_TX 21 RGMII_TX_CTL
C288
1
RGMII_RXD3_R RGMII_RXD2_R RGMII_RXD1_R RGMII_RXD0_R
RGMII_TXD0 RGMII_TXD1 RGMII_TXD2 RGMII_TXD3
C290 SC4D7U10V5ZY-3GP
2
2
C291 SCD1U16V2ZY-2GP
2
2D5V_LAN_S5
21 21 21 21
SC4D7U10V5ZY-3GP
GIGA
GIGA
1
C
GIGA
1
R104 0R3-0-U-GP
SCD1U16V2ZY-2GP
Q11 1 BCP69T1-1-GP
1
R135 1KR2J-1-GP
SRN0J-4-GP
10/100
C289
2D5V_LAN_S5
21 21 21 21
2
1 2
2
LAN_CTRL_18
RGMII_RXD3 RGMII_RXD2 CLK_LAN_RX RGMII_RXD1
2 2 3
R128 4K7R2J-2-GP 1
8 7 6 5
R130 1 0R3-0-U-GP
2 R129 0R0603-PAD
1 2 3 4
1
Put L10 for E3016 application since pin 28 NOB for E1116
2D5V_LAN_S5
GIGA
RGMII_RXD3_R RGMII_RXD2_R RGMII_RX_CLK_R RGMII_RXD1_R
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
C270 SCD01U50V2ZY-1GP
LAN MARVELL 88E1116 Size A3
GIGA
Date:
2
Document Number
Rev
SHIBA Friday, February 24, 2006
SA Sheet
1
28
of
44
A
1 R299
28 28
D
1 2 3 4 5 6
LAN_AVDDL_1 2 0R0402-PAD
MDI2+ MDI2-
RD+ RDRDCT TDCT TD+ TD-
RX+ RXRXCT TXCT TX+ TX-
RJ45-7 RJ45-8 RJ45-4 RJ45-5
RJ45-7 RJ45-8 MCT1 MCT2 RJ45-4 RJ45-5
12 11 10 9 8 7
RN13 SRN0J-4-GP
4
1 2 3 4 5 6
MDI1+ MDI1MDI0+ MDI0-
RX+ RXRXCT TXCT TX+ TX-
RJ45-3 RJ45-6 MCT3 MCT4 RJ45-1 RJ45-2
12 11 10 9 8 7
MCT1
1.route on bottom as differential pairs. 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs. 3.No vias, No 90 degree bends. 4.pairs must be equal lengths. 5.6mil trace width,12mil separation. 6.36mil between pairs and any other trace. 7.Must not cross ground moat,except RJ-45 moat.
Stuff for 10/100
XFORM-208-GP
R311
28 LED1000
1
1
LAN_TC_GND
2
SCD01U50V2ZY-1GP
SCD01U50V2ZY-1GP 2
SCD01U50V2ZY-1GP 2
2
LED2# 2 0R2J-2-GP
28 LED100
1 R316 2 0R0402-PAD
LED1#
28 LED10
1 R310 2 0R0402-PAD
LED0#
1 2 3 4 C435
1
1
1
1 3
C436
C117
2
C118 SCD01U50V2ZY-1GP
4
RJ1 LED0# R309 1KR2J-1-GP 1 2 LED2# RJ45-1
3D3V_S5
GIGA RN12 SRN75J-1-GP
reversed, need to be modify
GREEN: LINK 10/100 Mbps YELLOW: TX/RX ACTIVITY ORANGE: LINK 1000Mbps
MCT2
8 7 6 5
28 28
RD+ RDRDCT TDCT TD+ TD-
10/100
1 2 3 4
XFORM-208-GP GIGA XF1 28 28
E
XF2
MDI3+ MDI3-
1D8V_LAN_S5
C
8 7 6 5
28 28
B
16
RJ45-1
16 16 16 16 16 16 16 3D3V_S5
RJ45-2 RJ45-3 RJ45-4 RJ45-5 RJ45-6 RJ45-7 RJ45-8
15 9 10 11 1
RJ45-2 RJ45-3 RJ45-4 RJ45-5 RJ45-6 RJ45-7 RJ45-8
1
2 3 4 5 6 7 8 12
2
R317 1KR2J-1-GP
LED1#
13 14
C82 SC1500P2KV8KX-3GP RJ45-13P-105GP-U1
PIN09 : GREEN PIN11 : ORANGE PIN13 : YELLOW
3
NEWCARD Connector NEW1
1D5V_NEW_S0
3D3V_NEW_LAN_S5
NEW2
11 PCIE_RXP1 11 PCIE_RXN1
1
1
1
1
1
1
1
3 2 2
2
2
C340 SCD1U16V2ZY-2GP
C332 SC10U10V5ZY-1GP
DY
2
C338 SCD1U16V2ZY-2GP
C337 SC10U10V5ZY-1GP
2
SCD1U16V2ZY-2GP
C360
2
2
DY
SCD1U16V2ZY-2GP
C359 2
C339 SCD1U16V2ZY-2GP
NEW_PERST# 3D3V_NEW_LAN_S5 20,27,30 PCIE_WAKE# 1D5V_NEW_S0 3D3V_S0
11 NEW_CPPE# 20 NEW_OC# 20 NEW_SHDN#
NEW_PERST# NEW_CPUSB#
R5538D001-TR-FGP
3D3V_S0
20 USB1_P 20 USB1_N
1
2
2
11 13
3 5 2 4
3.3VIN 3.3VIN
1
D
GND
7
THERMAL_PAD
21
RCLKEN AUXIN AUXOUT
18 17 15
NC#16
16
11
27 C330 SC47P50V2JN-3GP
3
1.5VOUT 1.5VOUT
STBY# SYSRST# PERST# CPUSB# CPPE# OC# SHDN#
SMBD_MCP_1 SMBC_MCP_1 1CONN_TP2 1CONN_TP3 NEW_CPUSB#
TPAD30 TP24 TPAD30 TP25
C331 SC47P50V2JN-3GPTYCO-CON26-1-GP
Q22 2N7002-8-GP NEW_CLKEN
1
3D3V_S5 3D3V_NEW_LAN_S5
DY DY
G S
1
Wistron Corporation NEW_CLKREQ#
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
1D5V_S0
New Card Size A3
Document Number
Rev
SHIBA
Date: Monday, February 20, 2006 A
B
2
2
PCIRST#_NEW
1 6 8 9 10 19 20
1.5VIN 1.5VIN
18
1 R230 2 0R0402-PAD
R228 22KR2J-GP
NEW_G_CLKREQ#
3.3VOUT 3.3VOUT
PM_SLP_S3#
20,27 SMBD_MCP_1 20,27 SMBC_MCP_1
1
1
1D5V_NEW_S0
12 14
20,30,35,38,39,41
NEW_CPPE# NEW_CLKREQ#
3D3V_NEW_S0
For Newcard socket
R229 22KR2J-GP
U42
11 CLK_PCIE_1 11 CLK_PCIE_1#
CARDBUS-SKT78-GP
3D3V_S0
3D3V_NEW_S0
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
11 PCIE_TXP1 11 PCIE_TXN1
1
1
3D3V_NEW_S0
1
1D5V_S0
28
2
3D3V_S5
Place them Near to Connector
2
Place them Near to Chip
C
D
SA Sheet E
29
of
44
KBCBIOS_RD# KBCBIOS_WE# KBCBIOS_CS# KBCBIOS_IOCS#
31 KBCBIOS_RD# 31 KBCBIOS_WE# 31 KBCBIOS_CS# TP30 31
1
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19
1
A
2
GND
3
S5_EN
C336 SC1U10V3ZY-6GP
74LVC1G08GV-GP PWR_S5_EN 38 31 A[0..19]
5V_S5
8 7 6 5
B
KBC_PSDAT2 KBC_PSCLK2 KBC_PSDAT1 KBC_PSCLK1
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19
117 116 115 114 111 110
PSDAT3 PSCLK3 PSDAT2 PSCLK2 PSDAT1 PSCLK1
1 1
1
2 10KR2J-3-GP
GPIO1F GPIO1E GPIO1D GPIO1C GPIO1B GPIO1A
98 97 94 93 92 91
GPIOI2D GPIO2F GPIO2E GPIO2C GPIO2B GPIO2A
168 175 171 165 162 156
E51CS#
GPIO05 for Clock test mode==>High=test Mode,Low=32KHz clock in normal running(Recommended) GPIO06 for DPLL test mode==>High=Test Mode,Low=Normal operation(Recommended)
C661 KBC_SDA1 1 C662 KBC_SCL1 1
KBC_GPIO07 TP38 1 FAN3FB TPAD30 FAN3PWM
DOCK_IN#
BT_EN
4
2
RN64
1 2
BT_SCL BT_SDA
4 3
C
3D3V_KBC_S5 RN38
1 2
KBC_SCL1 KBC_SDA1
4 3 SRN8K2J-3-GP
3D3V_S0
16
RN35
1 2
VOL_DWN_DK# VOL_UP_DK#
4 3 SRN8K2J-3-GP
3D3V_S5
32
R236 100KR2J-1-GP CHG_LED 15
TP26
VCC3VSB KBC_MUTE# 34 LPC_RST# 18,31 THRM#_R 1
BL_ON
2
20
B
TP37 ECSMI#
2 KA20GATE 10KR2J-3-GP
3D3V_S5
1 R178
2 PM_SUS_STAT# 10KR2J-3-GP
3D3V_S0
1 R205
2 ECSWI# 100KR2J-1-GP
1
5V_AUX_S5
2 3D3V_S0
1 R226
DY
C374 SC1U10V3ZY-6GP
THRM# 5,23 R418 10KR2J-3-GP
TPAD30
G72
1
2 GAP-CLOSE-PWR
Add Label "5V_AUX_S5" G56
42
DY
E51_TXD 2 GAP-CLOSE-PWR
1
Add Label "TXD"
1 R207
2 SLP_BTN# 10KR2J-3-GP
3D3V_S5
1 R227
2 BT_DET# 10KR2J-3-GP
3D3V_S0
1 R478
2 KBRCIN# 10KR2J-3-GP
R176 560KR2F-GP
G57 E51_RXD 2 GAP-CLOSE-PWR
1
Add Label "RXD" G74
1
2 GAP-CLOSE-PWR
5V_S0
Add Label "5V_S0"
A
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
R175 2 100KR2F-L1-GP
1
2 SC39P50V2JN-1GP
3
3D3V_KBC_S5
WLANONLED_KBC
BT+
TP39 TPAD30 R4032BRIGHTNESS DUMMY-R2
2 10KR2J-3-GP 1KR2J-1-GP 2
SRN8K2J-3-GP
Title AD_IA
2 C576 SCD1U16V2ZY-2GP
1
KBC_ENE K3910SF Size A3 Date:
5
TPAD30
1 R206 ID_STARDUST 1
WIFI_RF_EN# 27 PM_CLKRUN# 18,25 EC_BLON 15 NUM_LED 24
3D3V_AUX_S5
42
1
S5_EN
WIRELESS_BTN# 31 KBRCIN# 20 KA20GATE 20 BT_DET# 32 BT_TH 42,43
42
AIRLINE_VOLT
E51_TXD
R496
GND GND GND GND GND GND 17 35 46 122 137 167
AD_IA
2 10KR2J-3-GP TP12
CAPS_LED# 15 CAP_ACK 32 CAP_XPRES 32 CAP_DAT 32
ECSMI#
1
2 SC39P50V2JN-1GP
E51CS# 1 R400
TP_LED 15 PWR_LED 15 VOL_DWN_DK# 16 VOL_UP_DK# 16 PM_SLP_S5# 16,20,40
ID_STARDUST PM_SUS_STAT#
KB3910SF-2-GP
BT_SENSE
A5 for EMWB==>High=Enable,Low=Disable
2
2 41 28 27 25 24 23
32 TP_BTN# 32 CHG_ON# 42 AD_OFF 43 EAPD 32,33 E51_TXD 27,31 E51_RXD 27
2
BRIGHTNESS_DA
1 R177
D
DY
TP31 TP29 ID
Change to EAPD
1
1
KBC_DA2
A1 for the internal pull-up resistors on XIOCS[F:0] pins==>High=enable,Low=Disable A4 for DMRP==>High=Disable,Low=Enable
1
2
1
160 158 XCLKO XCLKI
163 164 169 170 SCL1 SDA1 SCL2 SDA2 AGND BATGND 96 159
ECRST# ECSCI# 19 31
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 81 82 83 84 87 88 89 90
DA0 DA1 DA2 DA3 DA4 DA5 DA6 DA7
CHG_I_PRE_SEL CHG_I_SEL 42 CHG_4CELL 42 4CELL# 42
5V_AUX_S5
1
2 1
KROW1 KROW2 KROW3 KROW4 KROW5 KROW6 KROW7 KROW8
71 72 73 74 77 78 79 80
49 50 51 52 53 56 57 58 59 60 61 64 65 66 67 68 153 154
161
16 SLP_BTN# 31 PWRBTN#_EC 42 AD_IN# R219 R225 31 LID_CLOSE# DUMMY-R2 10KR2J-3-GP R208 16 CIR_SENSE 10KR2J-3-GP 32 INSTANT_ON_BTN# 20,27,29 PCIE_WAKE#
2
2
2
PM_SLP_S3#
2
R218 10KR2J-3-GP
PCB_VER2 PCB_VER1 PCB_VER0 BT_SENSE AIRLINE_VOLT
1
1
1
GPIO0F GPIO0E GPIO0D GPIO0C GPIO0B GPIO0A
KBC_MATRIX1 KBC_MATRIX0
ECSCI# 20
EC_RST# AD_IA
S5_EN 1 R402 2 0R0402-PAD
15 BRIGHTNESS 20,29,35,38,39,41
FAN3PWM FAN3FB
BRIGHTNESS_PWM
20 PWRBTN#_MCP 20 PM_RSMRST#
TP5
99 100 101 102 1 42 47 174
43 40 39 38 37 36 33 32 R224 DUMMY-R2
2
DUMMY-R2
2
R223 DUMMY-R2 2
2
R220
1
1
1
1
33,34 KBC_BEEP 20 ECSWI#
GPWU0 GPWU1 GPWU2 GPWU3 GPWU4 GPWU5 GPWU6 GPWU7
EXT_FWH# 31
3D3V_AUX_S5
A
155 149 148 119 118 109 108 107 106 105 86 85 75 70 69 63 62 55 54 48 22 21 20 12 11 8 6 5 4 3
R417 DUMMY-R2
2 26 29 30 44 76 172 176
2 R222 1KR2J-1-GP
A1 A4
KB3910
PS/2
PWM7 PWM6 PWM5 PWM4 PWM3 PWM2 PWM1 PWM0
2 A5 1 100KR2J-1-GP
R217 DUMMY-R2
KSO0 KSO1 KSO2 KSO3 KSO4 KSO5 KSO6 KSO7 KSO8 KSO9 KSO10 KSO11 KSO12 KSO13 KSO14 KSO15 KSO16 KSO17
VCC VCC VCC VCC VCC VCC VCC VCCA
16 34 45 123 136 157 166 95
2
X-bus ROM
124 125 126 127 128 131 132 133 143 142 135 134 130 129 121 120 113 112 104 103
GPIO29 GPIO28 GPIO27 GPIO26 GPIO25 GPIO24 GPIO23 GPIO22 GPIO21 GPIO20 GPIO19 GPIO18 GPIO17 GPIO16 GPIO15 GPIO14 GPIO13 GPIO12 GPIO11 GPIO10 GPIO09 GPIO08 GPIO07 GPIO06 GPIO05 GPIO04 GPIO03 GPIO02 GPIO01 GPIO00
SRN10KJ-4-GP
3D3V_AUX_S5
1 R221
32 TDATA_5 32 TCLK_5 RN37 1 2 3 4
D0 D1 D2 D3 D4 D5 D6 D7
KBC_PME#
Y
B
1
VCC
2
4
1
U33
3
2
R179 100KR2J-1-GP
5
RD# W R# MEMCS# IOCS#
KBC_D0 138 KBC_D1 139 KBC_D2 140 KBC_D3 141 KBC_D4 144 KBC_D5 145 KBC_D6 146 KBC_D7 147
3D3V_KBC_S5 D21 MMBD4148-F-GP
EC_RST#
2
C
23
KBC_D[0..7]
150 151 173 152
R169 10KR2J-3-GP
1
TPAD30
KB Matrix
LFRAME# LCLK SERIRQ
R171 10KR2J-3-GP
3D3V_KBC_S5
LPC
9 18 7
R174 10KR2J-3-GP
2
18,31 LPC_LFRAME# 18 LPC_CLK 18,25 INT_SERIRQ
U36
Planar ID(2,1,0) SA: 0,0,0 SB: 0,0,1 SC: 0,1,0 SD: 0,1,1
1
KBCBIOS_CS#
LAD0 LAD1 LAD2 LAD3
C372
2
LPC_LAD015 LPC_LAD114 LPC_LAD213 LPC_LAD310
PCB_VER0 PCB_VER1 PCB_VER2
R170 DUMMY-R2
R172 10KR2J-3-GP
1
18,31 LPC_LAD[0..3]
VCCBAT
2
TP28
1
KCOL1 KCOL2 KCOL3 KCOL4 KCOL5 KCOL6 KCOL7 KCOL8 KCOL9 KCOL10 KCOL11 KCOL12 KCOL13 KCOL14 KCOL15 KCOL16
1
1
G31
2 SC12P50V2JN-3GP
KBC_XI
R173 10KR2J-3-GP
DY
4
1
C581
2
C582 SCD1U16V2ZY-2GP
GAP-CLOSE-PWR
X4 RESO-32D768KHZ-GP
3 L25 0R0805-PAD
1
3D3V_S0
SC12P50V2JN-3GP
2
KBC_XO
23D3V_KBC_AUX_S5
1
3D3V_AUX_S5
1
2 C373 1
KBC_SDA1 KBC_SCL1 BT_SDA BT_SCL
KSI0 KSI1 KSI2 KSI3 KSI4 KSI5 KSI6 KSI7
2
SCD1U16V2ZY-2GP
C591 SCD01U50V2ZY-1GP
SCD1U16V2ZY-2GP
3D3V_KBC_S5
2
2
2
D
C350
SCD1U16V2ZY-2GP
C358
SC10U10V5ZY-1GP
C590
1
1
1
1
3D3V_KBC_S5
3 23,32 23,32 43 43
2
KCOL[1..16] 32 KROW[1..8] 32
1
4
2
5
3D3V_KBC_S5
2
Document Number
Rev
SA
SHIBA Friday, February 24, 2006
Sheet
1
30
of
44
A
B
C
D
E
30 A[0..19]
GOLDEN FINGER FOR DEBUG BOARD U65
9 10 13 14
NC#9 NC#10 NC#13 NC#14
29 31 33 35 38 40 42 44 30 32 34 36 39 41 43 45
OE# CE# W E# BYTE#
28 26 11 47
RY/BY# RESET#
15 12
GND GND
27 46
KBC_D[0..7]
KBC_D0 KBC_D1 KBC_D2 KBC_D3 KBC_D4 KBC_D5 KBC_D6 KBC_D7
30
5V_DEBUG_S0
A15
(B1)
A14
(B2)
LPC_RST#_DG LPC_LFRAME#_DG PCI_CLK_DG
A0 KBCBIOS_RD# 30 KBCBIOS_CS# 30 KBCBIOS_WE# 30
A2
(B14)
A1
(B15)
LPC_LAD3_DG LPC_LAD2_DG LPC_LAD1_DG LPC_LAD0_DG EXT_FWH#_DG 3D3V_DEBUG_S0
(BOTTOM VIEW)
R2
E
5 3 2 1
COVER SWITCH
18,30 LPC_RST#
R21 10KR2J-3-GP
1
2 100R2J-2-GP
C18 SC1KP50V2JN-2GP
4
PWRBTN#_EC 30
LPC_RST#
1
LPC_LFRAME#
1
PCI_CLK_GOLD
1
3D3V_S0
3
G69
2
LPC_LAD3
1
LPC_LAD2
1
LPC_LAD1
1
LPC_LAD0
1
EXT_FWH#
1
G70
5
1
6
DY
LPC_LAD1_DG 2 GAP-OPEN-PWR
LPC_LAD0_DG 2 GAP-OPEN-PWR G36
1
EXT_FWH#_DG 2 GAP-OPEN-PWR
5V_S0 3D3V_S0
1
2
G35
1
EC17 SCD1U16V2ZY-2GP
1
2
2 R126 100R2J-2-GP
6
1
2
WIRELESS_BTN# 30
1
1
Wistron Corporation
D15 C287 SC1KP50V2JN-2GP
2 3
R507 10KR2J-3-GP
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
3D3V_S0 Title
1
FLASH and Debug
BAV99TPT-GP
Size A3
DY B
2 GAP-OPEN-PWR
Put near board edge WLAN_LED
2
2 3 4
WIRELESS SWITCH
1
R127 10KR2J-3-GP
1
2N7002-8-GP Q35
3D3V_DEBUG_S0
G68
1
5 WLAN1 ACES-CON4-1-GP
2 GAP-OPEN-PWR
3D3V_S0
1
3
2
G37 E51_TXD 27,30 E51_RXD 27,30
DY
2
LPC_LAD2_DG 2 GAP-OPEN-PWR
5V_S0
30 EXT_FWH#
2
LPC_LAD3_DG 2 GAP-OPEN-PWR
G71
2 3 4
S
A
3D3V_DEBUG_S0
C32 SCD22U16V3ZY-GP
D
BT_LED#
2 GAP-OPEN-PWR
3D3V_S0
2
32
PCI_CLK_DG 2 GAP-OPEN-PWR
1 2
DY 2
C31 SC1KP50V2JN-2GP
WLAN_LED
1
LPC_LFRAME#_DG 2 GAP-OPEN-PWR
LID_CLOSE# 30
R505 100KR2J-1-GP
G
LPC_RST#_DG 2 GAP-OPEN-PWR
G73
D4
1
1 2
2 100R2J-2-GP
5V_DEBUG_S0 3
1
3D3V_S0
WLANONLED
2 GAP-OPEN-PWR
BAV99TPT-GP
DEBUG1 ACES-CON4-1-GP
27
3D3V_DEBUG_S0
G67 18 PCI_CLK_GOLD
ACES-CON3-1-GP
LID1
1
LPC_LAD3_DG LPC_LAD2_DG LPC_LAD1_DG LPC_LAD0_DG EXT_FWH#_DG
G38 18,30 LPC_LFRAME#
R2 10KR2J-3-GP
R1
1
3D3V_AUX_S5
R506 10KR2J-3-GP
4
PCI_CLK_DG
G39
PWR_LED#_BD
PWR1
ACES-CON2-1-GP
LPC_RST#_DG LPC_LFRAME#_DG
G40
18,30
3D3V_AUX_S5
POWER SWITCH
1 R6
B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15
C
Q1
2 4
B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15
1 LPC_LAD[0..3]
1
B
PWR_LED#
R1
15
5V_S0
PWR_LED_5V 2
PDTA124EU-1-GP
Change to MX29LV800CTTC 72.29800.0B9
2
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15
R3 560R2J-3-GP
3
COVER_SW
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15
FOX-GF30 ZZ.GF030.XXX
5V_S5
3D3V_AUX_S5
MX29LV800CTTC-GP
3 1
5V_DEBUG_S0 U47
....
Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9 Q10 Q11 Q12 Q13 Q14 Q15/A-1
....
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18
2
VCC
25 24 23 22 21 20 19 18 8 7 6 5 4 3 2 1 48 17 16
1
4
37
2
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19
1
3D3V_AUX_S5
TOP VIEW
C
Document Number
Date: Wednesday, March 15, 2006 D
Rev
SHIBA Sheet E
SA 31
of
44
Blue thumb BT1
25
MAX 150mA
1 C638 SC1U10V3ZY-6GP
USB_4-
USB7_N
30
1 2 3
BT_EN
TR4
TouchPad Connector
1 2
DY 3D3V_AUX_S5
CAPACITY BUTTON 1
2 0R0402-PAD
DY
USB_5-
4
USB3_N
2 3 4 5 6 7 8
30 CAP_XPRES 23,30 KBC_SCL1 23,30 KBC_SDA1 30 CAP_ACK 30 CAP_DAT 30 INSTANT_ON_BTN#
3
20
EC85 SCD1U16V2ZY-2GP
2 0R0402-PAD
TR7
2
L-63UH-GP
5V_S0
DY
10 20
1 R508 1 R509
3D3V_S0
2 DUMMY-R2 2 0R2J-2-GP
30
13 1
2
1 R256
1
1 2
C492 SC33P50V2JN-3GP
DY
C636 SCD1U16V2ZY-2GP
CAP1
2
2 1
3D3V_BT_S0
C637
USB_4+
C489 SC1U10V3ZY-6GP
9
TDATA_5 TCLK_5
2
4
G913CF-GP
USB7_P
1 R86
1
C491 SC33P50V2JN-3GP
5
1
R338 10KR2J-3-GP
2
1 2
1
1
C490 SCD1U16V2ZY-2GP
TPAD1
CAP_BTN_S0 CAP_MUTE ID
USB_5+
USB3_P
2 3 4 5 6 7 8 9 10 11 12 14
ACES-CON8-6-GP
2 0R0402-PAD
1 R510
2 10KR2J-3-GP D
CAP_MUTE 16
3
1 R255
KCOL9 KCOL8 KCOL5 KCOL3
KCOL16 KCOL11 KCOL12 KCOL15
Q36 2N7002-8-GP
KROW3 KCOL1 KROW6 KROW5
30,33
ACES-CON12-4-GP
1
EAPD G
2
KCOL10 KROW7 KROW8 KROW2
RC6 SRC100P50V-2-GP
CAP_MUTE
3D3V_S0
1 R164 10KR2J-3-GP
TOUCH-PAD SWITCH
RC4 SRC100P50V-2-GP
3
C329 SC1KP50V2KX-1GP
TP_BTN# 30
INSTANT_ON_BTN#
1
KBC_SDA1
1
KBC_SCL1
1
CAP_XPRES
1
3D3V_AUX_S5
1
2 C402 SCD01U50V2ZY-1GP 2 C27 SCD1U16V2ZY-2GP 2 C28 SCD01U50V2ZY-1GP 2 C403 SCD01U50V2ZY-1GP 2 C404 SCD01U50V2ZY-1GP 2 C30 SCD01U50V2ZY-1GP 2 C29 SCD01U50V2ZY-1GP
DY DY DY DY DY DY DY
D20
2 3
Wistron Corporation
3D3V_S0
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
1
1 2 3 4
1 2 3 4
6
RC5 SRC100P50V-2-GP
2 100R2J-2-GP
1
1
4
5 2
SW1 SW-TACT-68-GP-U 1 R165 1
2
KCOL14 KCOL13 KCOL4 KCOL7
8 7 6 5
8 7 6 5
KROW1 KCOL2 KCOL6 KROW4
2
for EMI
1
PLACE NEAR CAP15V_S0
1 2 3 4
RC2 SRC100P50V-2-GP
1 2 3 4
1 2 3 4
RC3 SRC100P50V-2-GP
8 7 6 5
8 7 6 5
8 7 6 5
8 7 6 5
S
RC7 SRC100P50V-2-GP
1 2 3 4
30 30
SET OUT
SC1U10V3ZY-6GP
20
2
1
5V_S5
R337 10KR2J-3-GP
SHDN# GND IN
L-63UH-GP
5V_S5
2
3
U71
4
20
2 0R0402-PAD
DY
2
1 R85
SCD1U16V2ZY-2GP
DY DY ACES-CON24-2-GP
EC46EC47 SCD1U16V2ZY-2GP
DY
1
1 EC83
5V_S5
26
DY
1
1
SC47P50V2JN-3GP
1
2
2
2
C115 SC47P50V2JN-3GP
2
CAM
2
1
1 C116 SC47P50V2JN-3GP
DY
ACES-CON8-4-GP BT_PRIORITY WL_PRIORITY BT_LED#
2
1
ACES-CON5-1GP
DYDY
EC45
10
1
0
USB_4USB_4+
1 6
31 BT_LED# 27 WL_PRIORITY C395 27 BT_PRIORITY 30 BT_DET#
C396
2
0
0
C434 SCD1U16V2ZY-2GP
CAM
SCD1U16V2ZY-2GP
MATRIXID2#
1
C433 SC1U10V3KX-3GP
1
0
Jap
CAM
7 5 4 3 2
3D3V_BT_S0
2 3 4 5 6 7 8
USB_5+ USB_5-
2
MATRIXID1#
Eur
CAM1
1
3D3V_BT_S0
SC47P50V2JN-3GP
US
BT
9 5V_S0
1
Keyboard matrix ( from vendor )
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
KROW8 KROW7 KCOL10 KROW5 KROW6 KCOL1 KROW3 KROW4 KCOL6 KCOL2 KROW1 KCOL3 KCOL5 KCOL8 KCOL9 KCOL7 KCOL4 KCOL13 KCOL14 KCOL15 KCOL12 KCOL11 KCOL16
1
30 KCOL[1..16]
KROW2
2
30 KROW[1..8]
1
2
Internal KeyBoard Connector
SCD1U16V2ZY-2GP
CAMERA
KB1
Title
KeyBoard-CONN
BAV99TPT-GP
DY
Size A3
Document Number
Date: Sunday, February 26, 2006
Rev
SHIBA Sheet
SA 32
of
44
C
D
12 25 32 40
MIC_IN
2
6
29 30
SENSE
13
AUDIO_SENSE
VC_REFA VREF_HI VREF_LO
28 26 27
AUDIO_REFA AUDIO_VREF_HI AUDIO_VREF_LO
DVDD_M VSS_IO VSS_IO DVSS
1
1 2 2 2 R448
C369
AUD_AGND
HP_IN# 2 5K1R2F-2-GP
R446 1
MICBIAS_L 34 MICBIAS_R 34
R449
AVSS AVSS AVSS AVSS_HP
R444 1
1 2 C389 SC1U10V3ZY-6GP
MICBIAS_R
AUD_AGND
MICL_AMP 1 2K2R2J-2-GP MICR_AMP 1 2K2R2J-2-GP
R447 1
C366
C390
C388
C368
C367 SCD1U16V2ZY-2GP
CDAUDR
1
CDAUD_R 2 C383 SC1U10V3ZY-6GP
MICBIAS_R
L18
1
1 R242 47KR2J-2-GP
EC40 SC470P50V2KX-3GP
SPDIF_CN
2 0R0603-PAD
DY
2
2
2
R245 R246 47KR2J-2-GP 47KR2J-2-GP
1
CDAUD_GND 2 C382 SC1U10V3ZY-6GP
1
2
CDAGND
1
1
2 0R0402-PAD
EC39 SC470P50V2KX-3GP
DY
AUD_AGND C379 SCD1U16V2ZY-2GP
16
2
C385
MICL_C SC1U10V3ZY-6GP
C400 DK_MIC_R_C 1
2 2
16 DK_SPKR_R MICR_C B Q33 MMBT3906LT1-1GPU
HP_OUT_L DK_SPKR_L HP_OUT_R DK_SPKR_R HP_IN# 3D3V_S0 SPDIF_CN
1 16 AUD1
AUD_AGND
2
G32
1 AUD_AGND DK_MIC_R_C DK_MIC_L_C
MICR_C 34
RN39
1 2
DK_MICR_C DK_MICL_C
4 3
SRN1KJ-7-GP
MICL_C 34
2 MICL_AMP 0R2J-2-GP
DK_MIC_IN
R249 100R2J-2-GP
DK_MIC_R_CN SC1U10V3ZY-6GP
DK_MIC_R_CN
16
DK_MIC_L_CN SC1U10V3ZY-6GP
DK_MIC_L_CN
16
CUT MOAT
2 GAP-CLOSE-PWR
R460 10KR2J-3-GP
1
2
AUD_AGND DK_MIC_R_CN
R248 100R2J-2-GP
R459 47KR2J-2-GP
1
Wistron Corporation
C633 SCD1U16V2ZY-2GP
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
AUD_AGND
AUD_AGND
AUDIO CODEC CX20549-12Z
Put near Codec
Size A3
C401
Document Number
Date: Friday, February 24, 2006 A
2
R461 100KR2J-1-GP
AUD_AGND DK_MIC_L_C 1
16 DK_SPKR_L
2 C362 AUD_PC_BEEP SCD1U16V2ZY-2GP
2
1 R495
34 MICR_AMP 34 MIC_INT_R 34 MICL_AMP 34 MIC_INT_L
1
1
ACES-CON15-1-GP
17 15 14 13 12 11 10 9 8 7 6 5 4 3 2
CIR
CIR
2
MICL
1
DYEC38
1
2 1KBC_BEEP_C1 2 R241 10KR2J-3-GP C380 SCD1U16V2ZY-2GP 1 2 MICR_AMP 0R2J-2-GP C386 R494 MICR MICR_C 1 2 SC1U10V3ZY-6GP
AUD_BEEP
1
2 10KR2J-3-GP
1
1MCP_SPKR_C1 R239
2
30,34 KBC_BEEP
1
2
MCP_SPKR
2
20
EC44 1
3D3V_S0
2 SCD1U16V2ZY-2GP 2 SC100P25V2JN-1GP 2 SCD1U16V2ZY-2GP 2 SCD1U16V2ZY-2GP
5V_AUX_S5
R450 10KR2J-3-GP
SPDIF
1 R244
24 CD_AGND
DYEC79 1 DYEC33 1
AUD_AGND
2
2 0R0402-PAD
CDAUD_L 2 C381 SC1U10V3ZY-6GP
1
3
CIR
E
1 R247
1
1
1
1MIC_IN C
24 CD_AUDR
CDAUDL
1
5V_AUX_S5
3D3VA_AUD_S0 2 5K1R2F-2-GP
Change to 1% resistor
1
2 0R0402-PAD
1
16
JACK_DETECT#
2
1 R243
JACK_DETECT#
DK_MIC_IN# 2 10KR2F-2-GP
R445 1
MICBIAS_RR
24 CD_AUDL
2 SC100P25V2JN-1GP 2 SC100P25V2JN-1GP 2 SC100P25V2JN-1GP 2 SC100P25V2JN-1GP 2 SC100P25V2JN-1GP 2 SC100P25V2JN-1GP
1
MIC_IN# 2 20KR2F-L-GP
wrong dimesion, modify it 2
4
DK_MICR_C
2
DK_MICL_C
MICBIAS_L
CX20549-12Z-GP-U
2N7002DW-7F-GP AUD_AGND
DYEC42 DYEC43 DYEC36 DYEC81 DYEC37 DYEC80
DY
AUD_AGND C387 1
1
MIC_IN#
MICBIAS_L MICBIAS_R
DK_MIC_IN#
3
5
DVDD
C632
SC1U10V3ZY-6GP
1
DK_MIC_IN
8
42 46 6
33 34 14 15
HP_OUT_R DK_SPKR_R
HP_OUT_L HP_OUT_R DK_MIC_L DK_MIC_R
2
4
VDD_IO
1 U70
3
2
C364 SCD1U16V2ZY-2GP
PORT-A_BIAS_L PORT-A_BIAS_R PORT-B_BIAS_L PORT-B_BIAS_R
MICL MICR CDAUD_L CDAUD_GND CDAUD_R
1
AVDD_HP
45
38 39 23 24
DK_SPKR_L
2
37 3D3V_AUD_S5
PORT-A_L PORT-A_R PORT-B_L PORT-B_R
HP_OUT_L
16
C365 SC470P50V2KX-3GP
SC1U10V3ZY-6GP
AVDD AVDD
4
1
MIC_INT_L
SCD1U16V2ZY-2GP
20 31
OUT
DY
MIC_INT_R
AUD_LOL 34 AUD_LOR 34
1
RESERVED#1 RESERVED#2 RESERVED#16
5
G913CF-GP
DY
SPDIF
AUD_PC_BEEP
2
1 2 16
AMOM_DIPN 2 0R0402-PAD
SC10U10V5ZY-1GP
2
EAPD
1 R433
1
3
48 11 35 36 21 22 17 18 19
AMOM_DIPP 2 0R0402-PAD
2
3D3VA_AUD_S0
S/PDIF PCBEEP LINE_OUT_L LINE_OUT_R MIC_L MIC_R CD_L CD_GRD CD_R
SYNC BIT_CLK SDATA_OUT SDATA_IN RESET#
1 R432
SCD1U16V2ZY-2GP
Add dummy Pad to GND, prepare for EAPD initial state
DIBP DIBN
RC_OSC
47
AMOM_DIBP_R AMOM_DIBP_N
44 43
1
EAPD
SET
AUD_AGND
2
30,32
41
9 22R2J-2-GP 5 ACZ_SDATAOUT_CODEC 4 2 ACZ_SDATAIN0_CODEC 2 7 22R2J-2-GP 10
R233 1 R232 1
20 ACZ_SDATAOUT 20 ACZ_SDATAIN0 20 ACZ_RST#
2 240KR2J-1-GP
SHDN# GND IN
AUD_AGND
SC10U10V5ZY-1GP
20 ACZ_SYNC 20 ACZ_BITCLK
1 R210
1
SYN-CONN8E-GPU
U43 3D3V_AUD_S5
C631 SC1U10V3ZY-6GP
C606 SCD1U16V2ZY-2GP
2
SCD1U16V2ZY-2GP
SC1U10V3ZY-6GP 2
SCD1U16V2ZY-2GP
C608
2
2
2
SCD1U16V2ZY-2GP
C384
SCD1U16V2ZY-2GP
4
1
1
1
1
C607 SC1U10V3ZY-6GP 2
C619
C363
1 2 3
1
4 C605
AMOM_DIPP AMOM_DIPN
1
1 R442 0R3-0-U-GP
2
2 3
3D3V_LDO_S0
U69
8 NP1 7 6 NP2 5
1
1
3D3VA_AUD_S0 3D3V_S0
1
3D3V_S5
3D3V_AUD_S5
2
R431 2 1 0R0402-PAD
2
1 1 R443 0R3-0-U-GP
2
5V_S0
MDC1
DY 3D3V_LDO_S0
E
2
B
SC10U10V5ZY-1GP
A
B
C
D
Rev
SHIBA Sheet E
SA 33
of
44
A
B
C
D
E
5V_S0
5VA_OP_S0
R484
33
L_LINE_IN_1 2 SCD47U16V3ZY-3GP
1
AUD_LOL
C392
1
2 GAP-CLOSE-PWR
L_LINE_IN 2 0R0402-PAD
1 R251
4
1
4
1 C643 1 2 SCD1U16V2ZY-2GP 47KR2J-2-GP
2
30,33 KBC_BEEP
G34
R250 DUMMY-R2
2
1
5V_S0
R254 100KR2J-1-GP
AUD_AGND
2
5VA_OP_S0
PVDD PVDD
C391 SC1U10V3ZY-6GP
2 3
GAIN0 GAIN1
SPKR_L+ SPKR_L-
4 8
LOUT+ LOUT-
1
RIN+ R_LINE_IN
7 17
RIN+ RIN-
12
NC#12
AUD_GAIN0 AUD_GAIN1
2 C620 SC1U10V3ZY-6GP
AUD_AGND
3
19 10
SHUTDOW N# BYPASS
BYPASS
9 5
LIN+ LINROUT+ ROUT-
18 14
GND GND GND GND GND
1 11 13 20 21
LIN+ L_LINE_IN
KBC_MUTE# 30
2 C635 SC1U10V3ZY-6GP 2 C634 SC1U10V3ZY-6GP
1 1
SPKR_R+ SPKR_RAUD_AGND
5
VDD
15 6
1
2
C394 SC4D7U10V5ZY-3GP
2
1
U46
16
R511 33 33
R_LINE_IN_1 2 C393 SCD47U16V3ZY-3GP
1 R252
1
MIC_INT_R_CN MIC_INT_N_CN 0R2J-2-GP
2 3 4
C675 DUMMY-C2 R493
R_LINE_IN
2 0R0402-PAD
2 2
R512
2
1
AUD_LOR
C674 DUMMY-C2
2
2
1 1
MIC_INT_R MIC_INT_L
1
1
33
1 C644 1 2 SCD1U16V2ZY-2GP 47KR2J-2-GP
6
change to 470P 30,33 KBC_BEEP
3
MIC1 ACES-CON4-1-GP
1
AUD_AGND
R485
1
APA2031RI-TRLGP
0R2J-2-GP
R253 DUMMY-R2
RC1
2
SPKR_R+ SPKR_RSPKR_L+ SPKR_L-
1 2 3 4
8 7 6 5 SRC100P50V-2-GP
2 0R2J-2-GP
AUD_AGND AUD_AGND
AUD_AGND
Speaker
AUD_AGND
6
3D3VA_AUD_S0 2
2
1
2
DY
IN+ VSS IN-
DY
5
VDD
AUD_AGND
4
OUT
MICR_C 33
2
DY
1 R487 AUD_AGND
2 100KR2J-1-GP
DY
3D3VA_AUD_S0
1
DY
2
AUD_AGND
1 2 3
IN+ VSS IN-
DY VDD
5
OUT
4
C652 SCD1U16V2ZY-2GP
DY
DY AUD_GAIN0 AUD_GAIN1
2
DY
1
R488
1
2
U136
DY
1
DY
ACES-CON4-1-GP SPKR1
R482 10KR2J-3-GP
2
1 2
C650 SC100P25V2JN-1GP
SCD22U16V3ZY-GP
1
R480 10KR2J-3-GP
R481 10KR2J-3-GP
33 MICBIAS_L
AUD_AGND
1
AUD_AGND
Wistron Corporation
MICL_C 33
10KR2J-3-GP
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
G1214TAUF-GP-U C653 DUMMY-C2
2
MICL_AMP
R479 10KR2J-3-GP
2
Should change to 3D3VA_AUD_S0
2 SC680P-GP
1
1 C649
DUMMY-C2
1
1
G1214TAUF-GP-U
33
SPKR_R+
10KR2J-3-GP C648
C651 1 2
4 3 2
5VA_OP_S0
2
DY
SCD22U16V3ZY-GP
AUD_AGND
C646 SCD1U16V2ZY-2GP
1
MICR_AMP
1
33
1 2 3
R486
C647 1 2
DY
SPKR_LSPKR_L+ SPKR_R-
5
U135
DY
2
2
C645 SC100P25V2JN-1GP
1
1
33 MICBIAS_R
1 C654
A
2 SC680P-GP
AUDIO AMP APA3031
DY
1 R489 AUD_AGND
Title Size A3
2 100KR2J-1-GP
DY
Document Number
Rev
Date: Friday, February 24, 2006 B
C
D
SA
SHIBA Sheet E
34
of
44
Suspend Power
Remove Dummy PAD
Change C318 to 0.22U
DCBATOUT
Q13 3TP0610K-T1-GP
2
R359 10KR2J-3-GP
R1
R2 PDTC124EU-1-GP
2 C E
2 1
8 7 6 5
AO4422-1-GP
RLZ12B-1-GP
1 2
D19
D D D D
3D3V_S0
3D3V_S5
1 2 3 4
U29 S S S G
D D D D
8 7 6 5
AO4422-1-GP
DY Remove C642 C639
1
C640
2 1
2
SCD01U50V2ZY-1GP DUMMY-C2
1
17 1D2V_HT_S0_EN
2
3D3V_S0
1 R463
2 0R0402-PAD
R462 1KR2J-1-GP
1D2V_S0
D
Q9 AO3400-1-GP
G
B
U31 S S S G
G
PM_SLP_S3#
SC1U25V5ZY-4GP
2
C642
R360 330KR2J-L1-GP
1
1
2 330KR2J-L1-GP
Q14
RUN_PWR_CTLR
C318 SCD22U50V5KX-3GP
2
1 G
1 R361
1 2 3 4
D
Z_12V 2 10KR2J-3-GP
S
1 R362
20,29,30,38,39,41
5V_S5
5V_S0
1
Run Power
S
1D2V_HT_S0
1D8V_S3
D
Q6 PMV30UN-GP
S
Wistron Corporation
1D8V_S0
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
PWRPLANE&RESETLOGIC Size A3 Date:
Document Number
Rev
SHIBA Monday, February 20, 2006
Sheet
SA 35
of
44
5
4
3
2
1
5V_S0
CPU_VCORE VID=1.20V(25W)/1.35V(35W) Iomax=21A(25W)/27A (35W) OCP=40A~45A
DCBATOUT_MAX8760
D8
2
MAX8760_BSTS
1
MAX8760_BSTM
1
1
3 R4 0R0402-PAD
R36 BAW56-7-F-GP
2 R35 0R0402-PAD
2
2
1
VCORE_EN 10,17 D
MAX8760_V+
40 39 CSP CSN
38 37
33 DHS
CMN CMP
SKIP# SHDN#
V+
18 6
36
10 30 VCC VDD
29 28
LXM BSTM VROK
27 26 25
CCV DLS LXS ILIM
12 32 34 9
MAX8760_DLM 37 MAX8760_DHM 37 MAX8760_LXM 37
1 1
2 C410 SCD22U16V3KX-2-GP R15 2 100KR2J-1-GP
MAX8760_ILIM
GND GND
1
MAX8760_BSTS 2 C42 SCD22U16V3KX-2-GP
R11 2 MAX8760_REF 100KR2F-L1-GP
1
1
C74 SC270P50V2JN-2GP
2
R34 23K7R3F-1-GP
2
1
R37 100R2F-L1-GP-U C75 SC1KP50V2JN-2GP 8760_AGND 8760_AGND
1 R12
COREFB# 5
8760_AGND
8760_AGND
MAX8760_CCI
NEAR CPU PIN
R97 2 51R2J-2-GP
1
B
For alone test==>short C1461 pin1 and pin2
COREFB 5 MAX8760_CSP
2
R95 51R2J-2-GP
VCC_CORE_S0
MAX8760_CSN
2
MAX8760_CMN
2
PSI
D
D
U15
3
5
2
6
1
Q7 FDV301N-NL-GP
CPU_CORE_S0 feedback
NEAR CPU PIN G
PSI# 5
VID0_8760 2 0R0402-PAD
1 R13
VID0
VID1_8760 2 0R0402-PAD
1 R14
VID1
VID2_8760 2 0R0402-PAD
1 R46
VID2
VID3_8760 2 0R0402-PAD
1 R45
VID3
VID4_8760 2 0R0402-PAD
1 R47
VID4
VID5_8760 2 0R0402-PAD
1 R43
VID5
VID[5..0]
5
S
4
2 0R0402-PAD
2
1 2
1 2
R38 1MR2J-1-GP
1KR2F-3-GP
C76 SC470P50V2KX-3GP
2
1 2
8760_AGND MAX8760_GNDS
MAX8760_FB R39 100KR2J-1-GP
MAX8760_SKIP#
R42
C
MAX8760_DLS 37 MAX8760_LXS 37
MAX8760_CMP
2
2
R276 1KR2F-3-GP
3D3V_S0
MAX8760_CCV
1
1
1K5R2F-2-GP 2 1
2
2 1
1
R277 1KR2F-3-GP R62 100KR2J-1-GP
R40
1
B
R41 1KR2F-3-GP
1
1
1
MAX8760_BSTS
MAX8760_FB
MAX8760_OAIN+ MAX8760_OAIN-
8760_AGND
R275 1K5R2F-2-GP
MAX8760_BSTM
41 11
GNDS PGND
FB
S0 S1
BSTS
13 31
35
2
C40 SCD22U16V3KX-2-GP MAX8760ETL-GP
15
2 2
DLM DHM
1
3D3V_S0
For Dummy Phase 2
VRM_PWRGD 17
8760_AGND
3D3V_S0
MAX8760_VCC
MAX8760_CSP 37 MAX8760_CSN 37
D0 D1 D2 D3 D4 D5
1
1
1
2
24 23 22 21 20 19
OAINOAIN+
VID0_8760 VID1_8760 VID2_8760 VID3_8760 VID4_8760 VID5_8760 C41 SC100P25V2JN-1GP
2 R44 DUMMY-R2
1
TIME TON SUS OFS REF CCI
4 5
SC2D2U6D3V3KX-GP
MAX8760_TIME 1 2 3 MAX8760_OFS 7 MAX8760_REF 8 MAX8760_CCI 14
R10 30K1R3F-GP
R8 169KR2F-1-GP
MAX8760_CMN 37 MAX8760_CMP 37
U5
16 17
SC1U25V5ZY-4GP
2
C43
2
C26
2
8760_AGND 8760_AGND
MAX8760_DHS 37
1
8760_AGND
DY 1
2
R5 12K7R2F-GP
MAX8760_REF 1 R9 31K6R2F-GP
1
2
1
Frequency: 550KHz 300KHz 200KHz 100KHz
C73 SC1U10V3KX-3GP
MAX8760_SKIP#
C
TON: GND REF OPEN VCC
1
MAX8760_V+
TABLE 1. VOLTAGE IDENTIFICATION CODES VID4 VID3 VID2 VID1 VID0 DAC 0 0 0 0 0 1.550 0 0 0 0 1 1.525 0 0 0 1 0 1.500 0 0 0 1 1 1.475 0 0 1 0 0 1.450 0 0 1 0 1 1.425 0 0 1 1 0 1.400 0 0 1 1 1 1.375 0 1 0 0 0 1.350 0 1 0 0 1 1.325 0 1 0 1 0 1.300 0 1 0 1 1 1.275 0 1 1 0 0 1.250 0 1 1 0 1 1.225 0 1 1 1 0 1.200 0 1 1 1 1 1.175 1 0 0 0 0 1.150 1 0 0 0 1 1.125 1 0 0 1 0 1.100 1 0 0 1 1 1.075 1 0 1 0 0 1.050 1 0 1 0 1 1.025 1 0 1 1 0 1.000 1 0 1 1 1 0.975 1 1 0 0 0 0.950 1 1 0 0 1 0.925 1 1 0 1 0 0.900 1 1 0 1 1 0.875 1 1 1 0 0 0.850 1 1 1 0 1 0.825 1 1 1 1 0 0.800 1 1 1 1 1 Shutdown
MAX8760_VCC
D
2N7002DW-7F-GP A
A
8760_AGND
8760_AGND8760_AGND
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
CPU CORE MAX8760(1/2) Size A3
Document Number
Rev
SHIBA
Date: Wednesday, February 22, 2006 5
4
3
2
SA
Sheet 1
36
of
44
A
DCBATOUT_MAX8760
DCBATOUT
C411
1 2
TC11 ST330U2D5VDM-9GP
1 2
TC1
1
C47
1
SANYO DY 330uF 2.5V 9mohm
DY
5 6 7 8
2
2
2 DUMMY-C3
1 TC9 SE100U25VM-7GPU D D D D
U8 SI7686DP-T1-GP
AOS / 24mOhm @4.5V/Qg=9.8nQ S S S G
4 3 2 1
Panasonic 0.56uH, 10*10*4 DCR=1.6mohm, Imax=15A(0.56uH), 27A(0.5uH)
VCC_CORE_S0
L20
36 MAX8760_DHM
1
36 MAX8760_LXM
2
1
IND-D56UH-12-GP D D D D
D D D D
AOS / 7.5mOhm @4.5V/Qg=48nQ
U9 AO4430-1-GP
U49
R281 0R0402-PAD
AO4430-1-GP
1
4 3 2 1
4 3 2 1
S S S G
S S S G
1
2 R282 D001R7520F-1-GP
1
5 6 7 8
5 6 7 8
36 MAX8760_DLM
2
SCD1U50V3KX-GP
C412
TC2
ST330U2D5VDM-9GP
2 C45 SC10U35V0ZY-1GP
TC3
ST330U2D5VDM-9GP
1 DCBATOUT_MAX8760
DCBATOUT
1
2 C77 SC10U35V0ZY-1GP
TC10
2
1
1
2 C46 SC10U35V0ZY-1GP
2
1
VCC_CORE_S0
ST330U2D5VDM-9GP
2 C44 SC1U25V5ZY-4GP
1
1
2
2 SCD1U50V3KX-GP
ST330U2D5VDM-9GP
1
MAX8760_CMN 36 MAX8760_CMP 36
2
1
DY C663 SC6800P25V2KX-1GP
Place near U9
5 6 7 8
DCBATOUT_MAX8760
D D D D
U7 SI7686DP-T1-GP
1
2 C78 SC10U35V0ZY-1GP
4 3 2 1
S S S G
Panasonic 0.56uH, 10*10*4 DCR=1.6mohm, Imax=15A(0.56uH), 27A(0.5uH) VCC_CORE_S0
L19
36 MAX8760_DHS
1
36 MAX8760_LXS
2
IND-D56UH-12-GP
2 R280 D001R7520F-1-GP
5 6 7 8
U6
4 3 2 1
4 3 2 1
S S S G
S S S G
AO4430-1-GP
R279 0R0402-PAD
D D D D
D D D D
U48 AO4430-1-GP
2
5 6 7 8
1
36 MAX8760_DLS
1
MAX8760_CSN 36 MAX8760_CSP 36
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
CPU CORE MAX8760(2/2) (Power Team)
Size A3
Document Number
Date: Wednesday, February 22, 2006
A
Rev
SHIBA Sheet
SA 37
of
44
A
B
C
D
E
DCBATOUT
DY
4D7R5J-1-GP
R216
1
2 MAX8734_LDO5
2 4D7R5J-1-GP 8734A_VCC
2
2
1
3
1 2
8734A_DH5
DH5
LX3
LX5
15
8734A_LX5
8734A_DL3
24
DL3
DL5
19
8734A_DL5
22
OUT3
OUT5
21
MAC8734_SHDN#
10 1
ILIM5
11
8734A_ILIM5
ILIM3
5
8734A_ILIM3
PGOOD
2
SKIP#
2
MAX8734_LDO3 25
MAX8734_LDO5 18
1
1
2
GAP-CLOSE-PWR
1 2
Q21 TP0610K-T1-GP
2
1
C353 SCD22U16V3KX-2-GP
LDO5
REF
2
1 2
DY 23
1 R410
MAX8734AEEI-GP G66 1 2
8734A_REF 2 20K5R2F-GP
2
R408 100KR2F-L1-GP
5V_AUX_S5
GAP-CLOSE-PWR MAX8734_LDO5
3
2
SC4D7U10V5ZY-3GP
D
G
8734A_SKIP#_G 1
S
D
R214 10KR2J-3-GP 2 1 MAX8734_LDO3
C589
2
C354 8734A_SKIP#
GND
MAC8734_PGOOD
2
8
G30
1SS400PT
R415 0R0402-PAD
1
TON
DUMMY-R2
1
SANYO/6.3V/220uF 25mOhm/ 2.4A
2 13
1
3D3V_AUX_S5
GAP-CLOSE-PWR TC7 ST150U6VDM-GP
SC2D2U6D3V3KX-GP
8734A_REF
U35 AO4422-1-GP
3
1
R213 0R0402-PAD
SHDN#
LDO3
1
1
8734A_TON
1
PRO#
PRO# NC#1
2
ON3 ON5
FAIRCHILD/17mOhm @4.5V/Qg=16nQ
R414
1
1 8734A_FB5
9
2
FB5
2
PWR_S5_EN
2
D32
2 100KR2J-1-GP
GAP-CLOSE-PWR G65 1 2
5 6 7 8 FB3
3 4
2 S S S G
30
0R0402-PAD
1 R407
L17 IND-4D7UH-88-GP
4 3 2 1
7
12
3
GAP-CLOSE-PWR G64 1 2
5V_S5_PWR
2
2
GAP-CLOSE-PWR G63 1 2
Tai-tech/ 40mOhm / 5.5A 1
DUMMY-R2
1
8 7 6 5 D D D D
8734A_FB3
R212 DUMMY-R2
R412 100KR2J-1-GP
2 8734A_SKIP#_D 2 10KR2J-3-GP
G62
1
4 3 2 1
1
VCC BST5
27
R434 2
1 R409
C370 SCD1U25V3KX-GP
14
8734A_LX3
8734A_VCC
5V_S5
2 5 6 7 8
2 17
20 V+
2 1
BST3 C588 SCD1U25V3KX-GP 26 DH3
6
R411
1
1 2
1
SC1U10V3KX-3GP
1 2 1
28
U41 AO4422-1-GP
FAIRCHILD/30mOhm @4.5V/Qg=13nQ
16
1 2 3 4
2
0R0603-PAD R234
U39
0R0402-PAD R211
1
5V_S5
SC4D7U25V5KX-GP
U34 AO4422-1-GP
2
C349 SC4D7U25V5KX-GP
S S S G
ST150U6VDM-GP
TC6
BST5_1
5V_S0 / 5A
C346
D D D D
1
L16 IND-4D7UH-88-GP
SANYO/6.3V/220uF 25mOhm/ 2.4A
2
1 2 3 4
S S S G
GAP-CLOSE-PWR
C348 SCD1U50V3KX-GP
BAW56-7-F-GP
0R0603-PAD R416
8734A_DH3
2
closed to IC
1
R413 300KR2J-GP
2
SC4D7U25V5KX-GP
2
1
C371 SC1U10V3KX-3GP
S S S G
3D3V_PWR_S5
D23
BST5
Tai-tech/ 40mOhm / 5.5A
GAP-CLOSE-PWR G24 1 2 3
BST3_1
BST3
GAP-CLOSE-PWR G23 1 2
U40 AO4422-1-GP
2
D D D D
GAP-CLOSE-PWR G22 1 2
8 7 6 5
2
D D D D
G21
1
4
1
C609
C357
C347
SCD1U50V3KX-GP
3D3V_S5
C356 SC4D7U25V5KX-GP
2
SC1U50V5ZY-1-GP
1 1
3D3V / 3.2A
2
C355
4
DCBATOUT
R235 10R3J-3-GP
1
1
DCBATOUT_MAX8734_1
2
1 R215
Q20 2N7002-8-GP PM_SLP_S3#
G
2
20,29,30,35,39,41
1
1
1
S
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
SKIP# > 2.4V : PWM mode SKIP# = GND( ,0.8V) : SKIP MODE SKIP# = REF (1.7V~2.3V)/FloatING Ultrasonic MODE(25KHz min)
Title
MAC8734 3D3V/5V Size A3
VTON = Vcc 3.3V = 300KHz 5V = 200KHz A
Document Number
Date: Monday, February 20, 2006 B
C
D
Rev
SHIBA Sheet E
SA 38
of
44
5
4
3
2
1
DCBATOUT
2
C484 SC1U10V3KX-3GP
2
D
1
1
5V_S5
C285 SC1U25V5ZY-4GP
D
5V_S5
Close to pin4
1
D14
3
Close to pin21
MAX8743_BST2
2
1
2
R336
MAX8743_VCC
DH2 LX2 DL2
18 17 20
28
CS1
CS2
16
OUT2
15
FB2
14 12
PGOOD
7
OVP
8
1 2
SC4D7U25V5KX-GP
1 2
SC4D7U25V5KX-GP
2
MAX8743_TON
C286 SC1KP50V2KX-1GP
2
1
2
GAP-CLOSE-PWR GAP-CLOSE-PWR GAP-CLOSE-PWR GAP-CLOSE-PWR
1
R333 6K19R3F-1-GP
2
2
B
R339 470KR2F-GP
1
30K9R3F-GP
2 MAX8743_VREF 54K9R2F-L-GP
1
1 R341
R342
2
20 VCORE_VID0 20 VCORE_VID1
1
1
1 3D3V_S0
R340 61K9R2F-GP
2
PM_SLP_S3# 20,29,30,35,38,41
R343 100KR2J-1-GP
2
2
1 MAX8743_FB2
MAX8743_PG
DY
These parts must be placed near controller
2
R344 DUMMY-R2
2
1
2
1 2 R125 220KR2J-L2-GP
1
C
R334 30KR2J-4-GP
PANASONIC/2V/220uF 9mOhm/2.7A
1 2
5V_S0
R346 0R0402-PAD
R345 DUMMY-R2
TC12 ST220U2VDM-1
Change to 0.33U
5V_S0 R123 10KR2F-2-GP
2
G47
MAX8743EEI-1-GP C494 SCD33U10V3KX-3GP
1
GAP-CLOSE-PWR
C493
MAX8743_SKIP#
2
2
MAX8743_FB1
SKIP#
2
2
6
1
L11 IND-2D2UH-46-GP
1
ON2
TON REF
1D2V_CORE_S0_PWR
2
2
ON1
5 10
1
GAP-CLOSE-PWR
5 6 7 8
D D D D
MAX8743_VREF
2
G45
SCD047U10V2KX-2GP
PM_SLP_S3#
1
G46
AO4422-1-GP
11
1D2V ON/OFF control
20,29,30,35,38,41
2
G43
4 3 2 1
FB1
GND
2
1 G42
CYNTEC /18mohm/8A
1
23
AO4422-1-GP
OUT1
1D2V_CORE_S0
G44
MAX8743_DH2 MAX8743_LX2 MAX8743_DL2
U56
1
C258
1
DH1 LX1 DL1
1D2V_CORE_S0 / 4D3A
C267
2
26 27 24
AO4422-1-GP
MAX8743_DH1 MAX8743_LX1 MAX8743_DL1
MAX8743_BST2R
U55
4 3 2 1
BST1
SCD1U50V3KX-GP
5 6 7 8
2
1
ILIM1
25
2
BST2
19
SCD1U25V3KX-GP
13
1
2
22
21 4 VDD V+
VCC
ILIM2
MAX8743_BST1R
U57
B
MAX8743_VREF
1
1 1
2
1
1 2
SCD1U25V3KX-GP
1 2 3 4
AO4422-1-GP
D D D D
2
FAIRCHILD/17mOhm @4.5V/Qg=16nQ
1
UVP
3
1
R124 2KR2F-3-GP
9
0R0603-PAD R335 C483
S S S G
1
GAP-CLOSE-PWR
S S S G
2
TC13 ST220U2VDM-1
1 2 3 4
1 G48
1
GAP-CLOSE-PWR
2
G53
PANASONIC/2V/220uF 9mOhm/2.7A
GAP-CLOSE-PWR
U62
8 7 6 5
2
1 2 L12 IND-2D2UH-46-GP
R122 100KR2F-L1-GP
2 0R0603-PAD
D D D D
1
G52
1D2V_S0_PWR
MAX8743_ILIM
C268
GAP-CLOSE-PWR
2
1 R103
U58
2
1
C486 SC1U10V3KX-3GP
C485
S S S G
CYNTEC /18mohm/8A 1 G51
2
C269 SCD1U50V3KX-GP 8 7 6 5
1
1
2
2
FAIRCHILD/30mOhm @4.5V/Qg=13nQ S S S G
1D2V_S0
SC4D7U25V5KX-GP
1D2V_S0 / 5A
C260
R121 200KR3F-GP
D D D D
C
SC4D7U25V5KX-GP
C259
MAX8743_BST1
1
BAW56-7-F-GP
VCORE_VID1 L L Z Z
A
VCORE_VID0 L Z L Z
1.2V 1.1V 1.0V Reserved
A
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title Size A3
MAX8743 1D2V/1D2V_CORE Document Number
Date: Monday, February 20, 2006 5
4
3
2
Rev
SHIBA Sheet 1
SA 39
of
44
5
4
3
2
1
TI TPS51116 for 1D8V and 0D9V 2
5V_S5
3D3R3J-L-GP R142
D
D
DCBATOUT_TPS51116
1
TIS5116_V5IN
1
1D8V_PWR_S3
1
1
2
C307 SC4D7U10V5ZY-3GP
2
C323 SC10U6D3V5MX-3GP
1 1
DY 1 2 3 4 5 6 7 8 9 10
1D8V_PWR_S3 0D9V_PWR_S3
VTTREF TIS5116_V5IN TPS51116_VDDQ
VLDOIN VTT VTTGND VTTSNS GND MODE VTTREF COMP VDDQSNS VDDQSET
GND
U26
VBST DRVH LL DRVL PGND CS V5IN PGOOD S5 S3
TPS51116_VBST1 TPS51116_UGT TPS51116_PHS TPS51116_LGT
20 19 18 17 16 15 14 13 12 11
1 R160
2
2
1
2
DCBATOUT GAP-CLOSE-PWR
GAP-CLOSE-PWR
0D9V/2A , OCP >3A 0D9V_PWR_S3
R143 TPS51116_CS
2 C320 SC10U25V6KX-1GP 2 C321 SC10U25V6KX-1GPG19 2 C319 SCD1U25V3KX-GP
2TPS51116_VBST 0R0603-PAD
1 G20
1 3D3V_S5 100KR2J-1-GP
1
1D8V_S3_PG 17
1
PM_SLP_S5# 16,20,30
1
1
2
1
2
G55
2 C325 SC10U6D3V5MX-3GP 2 C311 SC10U6D3V5MX-3GP G54 2 C309 SCD1U16V2ZY-2GP
0D9V_S3 GAP-CLOSE-PWR
GAP-CLOSE-PWR
21
TPS51116PWPR-GP R144 15KR3F-GP
1D8V/5A , OCP >12A
C
C
TPS51116_CS 1
2
1 C308
1
2
1 TC5 SE150U2D5VDM-2GP G16
1
2
1 TC4 SE150U2D5VDM-2GP G15
1
1D8V_PWR_S3
G14
1D8V_S3 GAP-CLOSE-PWR
2 SC1KP50V2KX-1GP
2
2
GAP-CLOSE-PWR
2 GAP-CLOSE-PWR
DY G17
1
1D8V_PWR_S3
1 2
TPS51116_VDDQ
DCBATOUT_TPS51116
1
2 GAP-CLOSE-PWR
DY 5 6 7 8
GAP-CLOSE-PWR
1 2
C310 SCD033U50V3KX-1GP
D D D D
VTTREF
B
2 C284 SCD1U16V2ZY-2GP G13
U25 AO4422-1-GP
AOS/30mOhm @4.5V/Qg=13nQ B
4 3 2 1
S S S G TPS51116_UGT TPS51116_VBST 1
TPS51116_PHS 1 2 L13 IND-2D2UH-46-GP
2
5 6 7 8
C322 SCD1U25V3KX-GP
D D D D
U24 AO4422-1-GP
1D8V_PWR_S3
CYNTEC /18mohm/8A PANASONIC/2V/150uF 18mOhm/2.5A
S5
VDDR
VTTREF
VTT
S0
S3 Hi
Hi
On
On
On
S3
Lo
Hi
On
On
Off(Hi-Z)
S4/S5
Lo
Lo
Off
Off
Off
4 3 2 1
S S S G
State
AOS/17mOhm @4.5V/Qg=16nQ
TPS51116_LGT
A
A
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
TPS51116 1D8V/0D9V Size A3
Document Number
Date: Monday, February 20, 2006 5
4
3
2
Rev
SHIBA
SA
Sheet 1
40
of
44
5
4
3
U59
2
1
Change to S5 power plane 3 2 1
2D5V_LDO_S0 3D3V_S0
5V_S5
1
1
3D3V_S0
G25
VOUT VOUT
3 4
GND
G50
FB
2
1 2
1
SO-8-P
2D5V_S0
C587
1
3D3V_S0
2
2
1
APL5913-KAC-1-GP
1
R405
GAP-OPEN-PWR
R406 2KR2F-3-GP
1D5V_S0 Iomax=1.3A OCP=2.6A 1D5V_S0
C341
DY Trace Length=3cm Trace Width=5mils Trace Resistance>80mohm
2
KEMET 100uF, 4V, B2 Size, NTD:5.615 Iripple=1.1A, ESR=70mohm
C
U27
TC8 ST100U4VBM-U
D
GAP-CLOSE-PWR
1
EN
2
8
GAP-CLOSE-PWR G29 1 2
SC22U10V6ZY-2GP
2 0R0402-PAD
GAP-CLOSE-PWR G28 1 2
1D5V_LDO
1
1 R209
5 9
2
PM_SLP_S3#
VIN VIN
1
20,29,30,35,38,39
POK
1
7
GAP-CLOSE-PWR
GAP-CLOSE-PWR G27 1 2
Vo(cal.)=1.512V
2
2D5V_S0
C351 SC10U10V5ZY-1GP
SCD01U50V2ZY-1GP
2
1K78R3F-GP
U37
G49
1
2D5V_LDO_S0
C352 SC10U10V5ZY-1GP
2
GAP-CLOSE-PWR G26 1 2
6
C361 SC1U10V3ZY-6GP
VCNTL
2
2
D
2
SC1U10V3ZY-6GP
APL5508-25VC-GP
C459 SC4D7U10V5ZY-3GP
2
1 C472
1
VOUT VIN GND
C
Vo=0.8*(1+(R1/R2)) 3 2 1
1
2D5V_S5 3D3V_S5 C314 SC4D7U10V5ZY-3GP
U22
OUT
5
BYP
4 C279 C280 SCD01U50V2ZY-1GP SC1U10V3ZY-6GP
2
G914GF-GP
2
C278 SC1U10V3ZY-6GP
1D5V_S5
1
IN GND SHDN#
1
1 2 3
3D3V_S5
1
2
SC1U10V3ZY-6GP
2
C315 APL5508-25VC-GP
2
1
VOUT VIN GND
2nd source : 74.00916.D3F B
B
A
A
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title
1D5V/2D5V/3D3V/5V_AUX Size A3
Document Number
Date: Monday, February 20, 2006 5
4
3
2
Rev
SA
SHIBA Sheet 1
41
of
44
A
B
C
D
E
D26 C405
SCD1U50V3ZY-GP
1
2
2
3D3V_S5
3 2
AIRLINE_VOLT
R262 15K4R2F-GP
1
30
AD 13V ACOK is H
2
2
G7
C33 SCD1U50V3ZY-GP
GAP-CLOSE-PWR
1
GAP-CLOSE-PWR
1
R306 19K1R2F-GP
G6
1
2
AC_IN Threshold 2.089V Max. AC_IN > 2.089V --> AC DETECT
1
2
2
1
4
DCBATOUT
2 1 MAX8725_CSSN
VCTL ICTL MODE
DLO
19
4 G 3 S 2 S 1 S
PGND
1 2
2
2
SC10U25V0KX-3GP
1 C79
G10 GAP-CLOSE-PWR
C109 SC10U25V0KX-3GP
3D3V_AUX_S5
SC10U25V0KX-3GP
CSIP
29 18 R73 100KR2J-1-GP
PKPRES
BT+SENSE 43
30,43 BT_TH 3D3V_AUX_S5 G41
2
1
4
1
1
1
GAP-CLOSE-PWR
R483 100KR2J-1-GP
2
1
V_REF :4.2235V (